EditorInstitute of Electrical and Electronics Engineers (IEEE)
Condicions d'accésAccés restringit per política de l'editorial
In this article, a fully digital CMOS circuit for asynchronous pulse cells is presented. The proposed circuit has a high noise tolerance and no static power consumption. Furthermore it has a high functional programmability. The noise margins are given and the behaviour is demonstrated by different applications.
CitacióLambie, J. [et al.]. Asynchronous pulse logic cell for threshold logic and Boolean networks. A: IEEE International Symposium on Circuits and Systems. "IEEE International Symposium on Circuits and Systems (ISCAS): conference proceedings: May 23-26, 2005: International Conference Center, Kobe, Japan". Kobe: Institute of Electrical and Electronics Engineers (IEEE), 2005, p. 460-463.