Mostra el registre d'ítem simple
Just-in-time renaming and lazy write-back on the Cell/B.E.
dc.contributor.author | Bellens, Pieter |
dc.contributor.author | Pérez Cáncer, Josep Maria |
dc.contributor.author | Badia Sala, Rosa Maria |
dc.contributor.author | Labarta Mancho, Jesús José |
dc.contributor.other | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
dc.date.accessioned | 2014-11-27T13:36:08Z |
dc.date.created | 2009 |
dc.date.issued | 2009 |
dc.identifier.citation | Bellens, P. [et al.]. Just-in-time renaming and lazy write-back on the Cell/B.E.. A: International Workshop on Parallel Programming Models and Systems Software for High-End Computing. "2009 International Conference on Parallel Processing workshops (ICPPW 2009): Vienna, Austria: 22-25 September 2009". Viena: Institute of Electrical and Electronics Engineers (IEEE), 2009, p. 138-145. |
dc.identifier.isbn | 978-1-4244-4923-1 |
dc.identifier.uri | http://hdl.handle.net/2117/24873 |
dc.description.abstract | Cell Superscalar (CellSs) provides a simple, flexible and easy programming approach for the Cell Broadband Engine (Cell/B.E.) that automatically exploits the inherent concurrency of applications at a function or task level. The CellSs environment is based on a source-to-source compiler that translates annotated C or Fortran code and a runtime library tailored for the Cell/B.E. that orchestrates the concurrent execution of the application. We have developed a technique called bypassing that allows CellSs to perform core-to-core DMA transfers for generic applications. In this overview paper we concisely summarise the bypassing practice and introduce two improvements: just-in-time renaming and lazy write-back. These extensions come at no additional cost and potentially increase performance by improving the perceived bandwidth of the Element Interconnect Bus (EIB). Although the integration of bypassing with CellSs is work in progress we present results for four fundamental linear algebra kernels to demonstrate the applicability of these techniques and quantify the benefit that can be reaped. |
dc.format.extent | 8 p. |
dc.language.iso | eng |
dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) |
dc.rights | Attribution-NonCommercial-NoDerivs 3.0 Spain |
dc.rights.uri | http://creativecommons.org/licenses/by-nc-nd/3.0/es/ |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors::Arquitectures paral·leles |
dc.subject | Àrees temàtiques de la UPC::Matemàtiques i estadística::Àlgebra::Àlgebra lineal i multilineal |
dc.subject.lcsh | Parallel programming (Computer science) |
dc.subject.lcsh | Microcomputers |
dc.subject.other | Microcomputers |
dc.subject.other | Multiprocessing systems |
dc.subject.other | Parallel processing |
dc.subject.other | Cell/B.E |
dc.subject.other | Fortran code translation |
dc.subject.other | Bypassing technique |
dc.subject.other | Cell broadband engine |
dc.subject.other | Cell superscalar |
dc.subject.other | Core-to-core DMA transfer |
dc.subject.other | Element interconnect bus |
dc.subject.other | Fundamental linear algebra kernels |
dc.subject.other | Just-in-time renaming |
dc.subject.other | Lazy write back |
dc.subject.other | Source-to-source compiler |
dc.subject.other | Cell/B.E. |
dc.subject.other | Bandwidth |
dc.subject.other | Multi-core |
dc.subject.other | Programming tools |
dc.subject.other | Temporal locality |
dc.subject.other | Application software |
dc.subject.other | Automatic programming |
dc.subject.other | Concurrent computing |
dc.subject.other | Engines |
dc.subject.other | Functional programming |
dc.subject.other | Linear algebra |
dc.subject.other | Parallel programming |
dc.subject.other | Runtime |
dc.title | Just-in-time renaming and lazy write-back on the Cell/B.E. |
dc.type | Conference report |
dc.subject.lemac | Programació en paral·lel (Informàtica) |
dc.subject.lemac | Microordinadors |
dc.contributor.group | Universitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions |
dc.identifier.doi | 10.1109/ICPPW.2009.55 |
dc.description.peerreviewed | Peer Reviewed |
dc.relation.publisherversion | http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5363155&tag=1 |
dc.rights.access | Restricted access - publisher's policy |
local.identifier.drac | 15117192 |
dc.description.version | Postprint (published version) |
dc.date.lift | 10000-01-01 |
local.citation.author | Bellens, P.; Perez, Josep M.; Badia, R.M.; Labarta, J. |
local.citation.contributor | International Workshop on Parallel Programming Models and Systems Software for High-End Computing |
local.citation.pubplace | Viena |
local.citation.publicationName | 2009 International Conference on Parallel Processing workshops (ICPPW 2009): Vienna, Austria: 22-25 September 2009 |
local.citation.startingPage | 138 |
local.citation.endingPage | 145 |