Mostra el registre d'ítem simple

dc.contributor.authorHussain, Tassadaq
dc.contributor.authorPalomar Pérez, Óscar
dc.contributor.authorUnsal, Osman Sabri
dc.contributor.authorCristal Kestelman, Adrián
dc.contributor.authorAyguadé Parra, Eduard
dc.contributor.authorValero Cortés, Mateo
dc.contributor.authorHaider, Amna
dc.contributor.otherUniversitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors
dc.date.accessioned2014-11-25T14:08:05Z
dc.date.created2014
dc.date.issued2014
dc.identifier.citationHussain, T. [et al.]. Stand-alone memory controller for graphics system. A: International Symposium on Applied Reconfigurable Computing. "Reconfigurable computing: architectures, tools, and applications: 10th International Symposium, ARC 2014: Vilamoura, Portugal: April 14-16, 2014: proceedings". Vilamoura, Porto: Springer, 2014, p. 108-120.
dc.identifier.isbn978-3-319-05959-4
dc.identifier.urihttp://hdl.handle.net/2117/24843
dc.description.abstractThere has been a dramatic increase in the complexity of graphics applications in System-on-Chip (SoC) with a corresponding increase in performance requirements. Various powerful and expensive platforms to support graphical applications appeared recently. All these platforms require a high performance core that manages and schedules the high speed data of graphics peripherals (camera, display, etc.) and an efficient on chip scheduler. In this article we design and propose a SoC based Programmable Graphics Controller (PGC) that handles graphics peripherals efficiently. The data access patterns are described in the pro- gram memory; the PGC reads them, generates transactions and manages both bus and connected peripherals without the support of a master core. The proposed system is highly reliable in terms of cost, performance and power. The PGC based system is implemented and tested on a Xilinx ML505 FPGA board. The performance of the PGC is compared with the Microblaze processor based graphic system. When compared with the baseline system, the results show that the PGC captures video at 2x of higher frame rate and achieves 3.4x to 7.4x of speedup while process- ing images. PGC consumes 30% less hardware resources and 22% less on-chip power than the baseline system.
dc.format.extent13 p.
dc.language.isoeng
dc.publisherSpringer
dc.rightsAttribution-NonCommercial-NoDerivs 3.0 Spain
dc.rights.urihttp://creativecommons.org/licenses/by-nc-nd/3.0/es/
dc.subjectÀrees temàtiques de la UPC::Informàtica::Hardware
dc.subjectÀrees temàtiques de la UPC::Informàtica::Informàtica teòrica::Algorísmica i teoria de la complexitat
dc.subject.lcshComputational complexity
dc.subject.lcshComputer graphics
dc.subject.otherComputer hardware
dc.subject.otherComputer systems organization and communication networks
dc.subject.otherAlgorithm analysis and problem complexity
dc.titleStand-alone memory controller for graphics system
dc.typeConference report
dc.subject.lemacComplexitat computacional
dc.subject.lemacInfografia
dc.contributor.groupUniversitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions
dc.identifier.doi10.1007/978-3-319-05960-0_10
dc.description.peerreviewedPeer Reviewed
dc.relation.publisherversionhttp://link.springer.com/chapter/10.1007%2F978-3-319-05960-0_10
dc.rights.accessRestricted access - publisher's policy
local.identifier.drac15142391
dc.description.versionPostprint (published version)
dc.date.lift10000-01-01
local.citation.authorHussain, T.; Palomar, O.; Unsal, O.; Cristal, A.; Ayguade, E.; Valero, M.; Haider, A.
local.citation.contributorInternational Symposium on Applied Reconfigurable Computing
local.citation.pubplaceVilamoura, Porto
local.citation.publicationNameReconfigurable computing: architectures, tools, and applications: 10th International Symposium, ARC 2014: Vilamoura, Portugal: April 14-16, 2014: proceedings
local.citation.startingPage108
local.citation.endingPage120


Fitxers d'aquest items

Imatge en miniatura

Aquest ítem apareix a les col·leccions següents

Mostra el registre d'ítem simple