Mostra el registre d'ítem simple
All-digital simple clock synthesis through a glitch-free variable-length ring oscillator
dc.contributor.author | Pérez Puigdemont, Jordi |
dc.contributor.author | Moll Echeto, Francisco de Borja |
dc.contributor.author | Calomarde Palomino, Antonio |
dc.contributor.other | Universitat Politècnica de Catalunya. Departament d'Enginyeria Electrònica |
dc.contributor.other | Universitat Politècnica de Catalunya. Departament d'Enginyeria de Sistemes, Automàtica i Informàtica Industrial |
dc.date.accessioned | 2014-11-19T15:14:54Z |
dc.date.created | 2014-02-01 |
dc.date.issued | 2014-02-01 |
dc.identifier.citation | Perez, J.; Moll, F.; Calomarde, A. All-digital simple clock synthesis through a glitch-free variable-length ring oscillator. "IEEE transactions on circuits and systems II: express briefs", 01 Febrer 2014, vol. 61, núm. 2, p. 90-94. |
dc.identifier.issn | 1549-7747 |
dc.identifier.uri | http://hdl.handle.net/2117/24765 |
dc.description.abstract | This brief presents a simple all-digital variable-length ring oscillator (VLRO) design that is capable of synchronously changing the output frequency while keeping a signal free of glitches or spurious oscillations at the frequency transitions. The correct operation of the proposed VLRO has been experimentally validated on a 90-nm Xilinx Spartan-3E field-programmable gate array, showing the ability to switch between 16 different frequencies (from 24.1 to 321 MHz for the nominal core supply voltage) under different supply voltages with the expected behavior. |
dc.format.extent | 5 p. |
dc.language.iso | eng |
dc.subject | Àrees temàtiques de la UPC::Enginyeria electrònica |
dc.subject.lcsh | Electric engineering |
dc.subject.other | Clocks |
dc.subject.other | digital circuits |
dc.subject.other | digital integrated circuits |
dc.subject.other | field programmable gate arrays |
dc.subject.other | ring oscillators |
dc.subject.other | semiconductor device reliability |
dc.subject.other | DELAY-LINE |
dc.subject.other | OPERATION |
dc.subject.other | DESIGN |
dc.title | All-digital simple clock synthesis through a glitch-free variable-length ring oscillator |
dc.type | Article |
dc.subject.lemac | Enginyeria electrònica -- Aparells i accessoris |
dc.contributor.group | Universitat Politècnica de Catalunya. HIPICS - Grup de Circuits i Sistemes Integrats d'Altes Prestacions |
dc.identifier.doi | 10.1109/TCSII.2014.2299096 |
dc.rights.access | Restricted access - publisher's policy |
local.identifier.drac | 14120206 |
dc.description.version | Postprint (published version) |
dc.date.lift | 10000-01-01 |
local.citation.author | Perez, J.; Moll, F.; Calomarde, A. |
local.citation.publicationName | IEEE transactions on circuits and systems II: express briefs |
local.citation.volume | 61 |
local.citation.number | 2 |
local.citation.startingPage | 90 |
local.citation.endingPage | 94 |
Fitxers d'aquest items
Aquest ítem apareix a les col·leccions següents
-
Articles de revista [1.397]
-
Articles de revista [92]
-
Articles de revista [1.728]