Mostra el registre d'ítem simple
Avoiding core's DUE & SDC via acoustic wave detectors and tailored error containment and recovery
dc.contributor.author | Upasani, Gaurang |
dc.contributor.author | Vera Rivera, Francisco Javier |
dc.contributor.author | González Colás, Antonio María |
dc.contributor.other | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
dc.date.accessioned | 2014-11-06T13:58:50Z |
dc.date.created | 2014 |
dc.date.issued | 2014 |
dc.identifier.citation | Upasani, G.; Vera, X.; González, A. Avoiding core's DUE & SDC via acoustic wave detectors and tailored error containment and recovery. A: International Symposium on Computer Architecture. "ISCA 2014: the 41st Annual International Symposium on Computer Architecture: June 14-18, 2014: Minneapolis, MN, USA". Minneapolis: Institute of Electrical and Electronics Engineers (IEEE), 2014, p. 37-48. |
dc.identifier.isbn | 978-147994396-8 |
dc.identifier.uri | http://hdl.handle.net/2117/24576 |
dc.description.abstract | The trend of downsizing transistors and operating voltage scaling has made the processor chip more sensitive against radiation phenomena making soft errors an important challenge. New reliability techniques for handling soft errors in the logic and memories that allow meeting the desired failures-in-time (FIT) target are key to keep harnessing the benefits of Moore's law. The failure to scale the soft error rate caused by particle strikes, may soon limit the total number of cores that one may have running at the same time. This paper proposes a light-weight and scalable architecture to eliminate silent data corruption errors (SDC) and detected unrecoverable errors (DUE) of a core. The architecture uses acoustic wave detectors for error detection. We propose to recover by confining the errors in the cache hierarchy, allowing us to deal with the relatively long detection latencies. Our results show that the proposed mechanism protects the whole core (logic, latches and memory arrays) incurring performance overhead as low as 0.60%. © 2014 IEEE. |
dc.format.extent | 12 p. |
dc.language.iso | eng |
dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors::Arquitectures paral·leles |
dc.subject | Àrees temàtiques de la UPC::Enginyeria de la telecomunicació::Radiocomunicació i exploració electromagnètica |
dc.subject.lcsh | Microprocessors |
dc.subject.lcsh | Sound-waves |
dc.subject.other | Acoustic waves |
dc.subject.other | Acoustics |
dc.subject.other | Computer architecture |
dc.subject.other | Error correction |
dc.subject.other | Radiation hardening |
dc.subject.other | Voltage scaling |
dc.subject.other | Cache hierarchies |
dc.subject.other | Detected unrecoverable errors |
dc.subject.other | Detection latency |
dc.subject.other | Operating voltage |
dc.subject.other | Reliability techniques |
dc.subject.other | Scalable architectures |
dc.subject.other | Silent data corruptions |
dc.subject.other | Soft error rate |
dc.subject.other | Microprocessor chips |
dc.title | Avoiding core's DUE & SDC via acoustic wave detectors and tailored error containment and recovery |
dc.type | Conference report |
dc.subject.lemac | Microprocessadors |
dc.subject.lemac | Ones sonores |
dc.contributor.group | Universitat Politècnica de Catalunya. ARCO - Microarquitectura i Compiladors |
dc.identifier.doi | 10.1109/ISCA.2014.6853200 |
dc.description.peerreviewed | Peer Reviewed |
dc.relation.publisherversion | http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6853200 |
dc.rights.access | Open Access |
local.identifier.drac | 15248572 |
dc.description.version | Postprint (author's final draft) |
dc.date.lift | 10000-01-01 |
local.citation.author | Upasani, G.; Vera, X.; González, A. |
local.citation.contributor | International Symposium on Computer Architecture |
local.citation.pubplace | Minneapolis |
local.citation.publicationName | ISCA 2014: the 41st Annual International Symposium on Computer Architecture: June 14-18, 2014: Minneapolis, MN, USA |
local.citation.startingPage | 37 |
local.citation.endingPage | 48 |