Analysis and modelling of parasitic substrate coupling in CMOS circuits
Rights accessRestricted access - publisher's policy
Analysis of the substrate coupling in integrated circuits is done taking into account technology and layout parameters for different types and location of transistors using a device-level simulator. The noise coupling tendencies of IC scaling are analysed, following interest in advanced technologies. The potential for permanent errors is shown in the case of a RAM cell. A circuit-level model for the coupling mechanism is proposed. The implementation of an IC for experimentation, and the measurements obtained, are discussed
CitationAragones, X. [et al.]. Analysis and modelling of parasitic substrate coupling in CMOS circuits. "IEE proceedings-Circuits devices and systems", Octubre 1995, vol. 142, núm. 5, p. 307-312.
|Analysis and mo ... pling in CMOS circuits.pdf||Analysis and modelling of parasitic substrate coupling in CMOS circuits.pdf||674.2Kb||Restricted access|