Performance analysis of dual-frequency buck converter for integrated power management
Document typeConference report
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Rights accessRestricted access - publisher's policy
The use of dual-frequency (DF) buck converter architecture consisting of a merged structure of high and low frequency buck cells is presented as a candidate topology for integrated power management to obtain favorable tradeoffs in terms of efficiency, switching ripple, and bandwidth. It is shown that having two degrees of freedom in designing the DF buck helps to achieve high efficiency and low output ripples, simultaneously. A comparison analysis is done with regards to the aforementioned performance indexes with the standard and three-level buck converters and the results are validated in HSPICE in a 0.35 µm CMOS process.
CitationShirmohammadli, V.; Saberkari, A.; Alarcon, E. Performance analysis of dual-frequency buck converter for integrated power management. A: Power Electronics, Drive Systems and Technologies Conference. "2014 5th Power Electronics, Drive Systems & Technologies Conference (PEDSTC)". Tehran: Institute of Electrical and Electronics Engineers (IEEE), 2014, p. 402-407.
|Performance ana ... rated power management.pdf||Performance analysis of dual-frequency buck converter for integrated power management||1.917Mb||Restricted access|