Mostra el registre d'ítem simple
FaulTM: Error detection and recovery using hardware transactional memory
dc.contributor.author | Yalcin, Gulay |
dc.contributor.author | Unsal, Osman Sabri |
dc.contributor.author | Cristal Kestelman, Adrián |
dc.contributor.other | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
dc.date.accessioned | 2014-06-19T08:54:18Z |
dc.date.created | 2013 |
dc.date.issued | 2013 |
dc.identifier.citation | Yalcin, G.; Unsal, O.; Cristal, A. FaulTM: Error detection and recovery using hardware transactional memory. A: Design, Automation and Test in Europe. "Design, Automation and Test in Europe: Grenoble, France, March 18 - 22, 2013". Grenoble: 2013, p. 220-225. |
dc.identifier.isbn | 978-398153700-0 |
dc.identifier.uri | http://hdl.handle.net/2117/23269 |
dc.description.abstract | Reliability is an essential concern for processor designers due to increasing transient and permanent fault rates. Executing instruction streams redundantly in chip multi processors (CMP) provides high reliability since it can detect both transient and permanent faults. Additionally, it also minimizes the Silent Data Corruption rate. However, comparing the results of the instruction streams, checkpointing the entire system and recovering from the detected errors might lead to substantial performance degradation. In this study we propose FaulTM, an error detection and recovery schema utilizing Hardware Transactional Memory (HTM) in order to reduce these performance degradations. We show how a minimally modified HTM that features lazy conflict detection and lazy data versioning can provide low-cost reliability in addition to HTM's intended purpose of supporting optimistic concurrency. Compared with lockstepping, FaulTM reduces the performance degradation by 2.5X for SPEC2006 benchmark. |
dc.format.extent | 6 p. |
dc.language.iso | eng |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors |
dc.subject.lcsh | System design |
dc.title | FaulTM: Error detection and recovery using hardware transactional memory |
dc.type | Conference report |
dc.subject.lemac | Disseny de sistemes |
dc.identifier.doi | 10.7873/DATE.2013.058 |
dc.rights.access | Restricted access - publisher's policy |
local.identifier.drac | 12870498 |
dc.description.version | Postprint (published version) |
dc.date.lift | 10000-01-01 |
local.citation.author | Yalcin, G.; Unsal, O.; Cristal, A. |
local.citation.contributor | Design, Automation and Test in Europe |
local.citation.pubplace | Grenoble |
local.citation.publicationName | Design, Automation and Test in Europe: Grenoble, France, March 18 - 22, 2013 |
local.citation.startingPage | 220 |
local.citation.endingPage | 225 |