Network aware performance evaluation of prefetching techniques in CMPs
Tipus de documentArticle
Condicions d'accésAccés restringit per política de l'editorial
This study focuses on the importance of quantifying the effect of prefetching on the interconnection network of a multiprocessor chip. This kind of microarchitectural effects are often quantified using simulators. However, if prefetching traffic in a CMP (Chip MultiProcessor) system is to be accurately evaluated, simulators should simulate not only the memory hierarchy module and the multicore system, but also the network-on-chip. Unfortunately, no open-source simulator is able to evaluate all these elements at the same time. This paper describes how to develop a prefetching module for the gem5 CMP simulator and how to integrate this into the Ruby memory system. Moreover, by using the infrastructure developed in this study, this paper shows the importance of taking the network effect in prefetching-related studies into account, in order for accurate results to be obtained: not doing so may lead to mistaken conclusions. For this purpose, we have carried out a detailed analysis of the behavior of three different prefetching engines, providing not only the typical statistics for instructions per cycle and the miss rate, but also specific network and prefetching statistics.
CitacióTorrents, M.; Martinez Morais, Raul; Molina, C. Network aware performance evaluation of prefetching techniques in CMPs. "Simulation modelling practice and theory", 01 Juny 2014, vol. 45, p. 1-17.
Versió de l'editorhttp://www.sciencedirect.com/science/article/pii/S1569190X14000434
|Network aware p ... ing techniques in CMPs.pdf||Network aware performance evaluation of prefetching techniques in CMPs||2.710Mb||Accés restringit|