Reducing DUE-FIT of caches by exploiting acoustic wave detectors for error recovery
Document typeConference report
PublisherIEEE Computer Society Publications
Rights accessRestricted access - publisher's policy
Cosmic radiation induced soft errors have emerged as a key challenge in computer system design. The exponential increase in the transistor count will drive the per chip fault rate sky high. New techniques for detecting errors in the logic and memories that allow meeting the desired failures in-time (FIT) budget in future chip multiprocessors (CMPs) are essential. Among the two major contributors towards soft error rate, silent data corruption (SDC) and detected unrecoverable error (DUE), DUE is the largest. Moreover, processors can experience a super-linear increase in DUE when the size of the write-back cache is doubled. This paper targets the DUE problem in write-back data caches. We analyze the cost of protection against single bit and multi-bit upsets into caches. Our results show that the proposed mechanism can reduce the DUE to “0” with minimum area, power and performance overheads.
CitationUpasani, G.; Vera, X.; Gonzalez, A. Reducing DUE-FIT of caches by exploiting acoustic wave detectors for error recovery. A: IEEE International On-Line Testing Symposium. "Proceedings of the 2013 IEEE 19th International On-Line Testing Symposium (IOLTS): 8-10 July 2013: Chania, Crete, Greece". Chania: IEEE Computer Society Publications, 2013, p. 85-91.
|Reducing DUEFIT ... ors for error recovery.pdf||Reducing DUEFIT of caches by exploiting acoustic wave detectors for error recovery||1014.Kb||Restricted access|