Rights accessRestricted access - publisher's policy
This paper presents the FPGA design of an interference-aware digital front end tailored for heterogeneous multi-cell LTE-based systems. A resource-optimized RTL architecture has been implemented and validated under realistic operating conditions using the GEDOMIS® testbed. The parallelization and concurrent resource utilization of the joint synchronization and interference detection processing blocks is covered with low-level details.
CitationFont, O. [et al.]. Hardware-efficient implementation of a femtocell/macrocell interference-mitigation technique for high-performance LTE-based systems. A: International Conference on Field Programmable Logic and Applications. "Proceedings FPL 2013". Porto: 2013, p. 1-4.
All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder. If you wish to make any use of the work not provided for in the law, please contact: firstname.lastname@example.org