Mostra el registre d'ítem simple

dc.contributor.authorEscribà, J
dc.contributor.authorCarrasco, Juan A.
dc.contributor.otherUniversitat Politècnica de Catalunya. Departament d'Enginyeria Electrònica
dc.date.accessioned2013-11-26T12:34:59Z
dc.date.available2013-11-26T12:34:59Z
dc.date.created1996-04
dc.date.issued1996-04
dc.identifier.citationEscribà, J.; Carrasco, J. Self-timed Manchester chain carry propagate adder. "Electronics Letters", Abril 1996, vol. 32, núm. 8, p. 708-710.
dc.identifier.issn0013-5194
dc.identifier.urihttp://hdl.handle.net/2117/20778
dc.description.abstractThe authors present a self-timed adder that uses two Manchester chains to propagate carries in a two-rail code. With the inclusion of buffers in the chains, the adder meets the timing conditions typical of an asynchronous design based in the ‘bundled-data, bounded-delay’ model and is signifcantly faster than self-timed adders with restoring logic and similar complexity.
dc.format.extent3 p.
dc.language.isoeng
dc.publisherInstitution of Electrical Engineers
dc.rightsAttribution-NonCommercial-NoDerivs 3.0 Spain
dc.rights.urihttp://creativecommons.org/licenses/by-nc-nd/3.0/es/
dc.subjectÀrees temàtiques de la UPC::Enginyeria electrònica::Circuits electrònics
dc.subject.lcshAsynchronous circuits
dc.titleSelf-timed Manchester chain carry propagate adder
dc.typeArticle
dc.subject.lemacCircuits asíncrons
dc.contributor.groupUniversitat Politècnica de Catalunya. QINE - Disseny de Baix Consum, Test, Verificació i Circuits Integrats de Seguretat
dc.rights.accessOpen Access
local.identifier.drac672871
dc.description.versionPostprint (published version)
local.citation.authorEscribà, J.; Carrasco, J.
local.citation.publicationNameElectronics Letters
local.citation.volume32
local.citation.number8
local.citation.startingPage708
local.citation.endingPage710


Fitxers d'aquest items

Thumbnail

Aquest ítem apareix a les col·leccions següents

Mostra el registre d'ítem simple