Rights accessRestricted access - publisher's policy
Layout regularity will be mandatory for future CMOS technologies to mitigate manufacturability issues. However, existing CAD tools do not meet the needs imposed by regularity constraints. In this paper we present a new method for regular layout generation with Via-Configurable Transistor Arrays focusing on reducing the area overhead associated to regularity. Results for ISCAS85 benchmarks in the 45nm technology node are provided showing that comparable areas to the standard cell approach can be obtained.
CitationPons, M. [et al.]. Design of complex circuits using the via-configurable transistor array regular layout fabric. A: International System-on-Chip Conference Exhibit and Workshops. "Proc. of the 24th IEEE Int. SOC Conference". Taipei: IEEE Computer Society Publications, 2011, p. 166-169.
All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder. If you wish to make any use of the work not provided for in the law, please contact: email@example.com