Mostra el registre d'ítem simple

dc.contributor.authorZilan, Ruken
dc.contributor.authorVerdú Mulà, Javier
dc.contributor.authorGarcía Vidal, Jorge
dc.contributor.authorNemirovsky, Mario
dc.contributor.authorMilito, Rodolfo
dc.contributor.authorValero Cortés, Mateo
dc.contributor.otherUniversitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors
dc.date.accessioned2012-02-27T12:31:37Z
dc.date.available2012-02-27T12:31:37Z
dc.date.created2011
dc.date.issued2011
dc.identifier.citationZilan, Ruken [et al.]. An abstraction methodology for the evaluation of multi-core multi-threaded architectures. A: IEEE/ACM International Symposium on Modelling, Analysis and Simulation of Computer and Telecommunication Systems. "Proceedings of 19th Annual Meeting of the IEEE International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS)". IEEE Computer Society Publications, 2011, p. 478-481.
dc.identifier.isbn978-1-4577-0468-0
dc.identifier.urihttp://hdl.handle.net/2117/15378
dc.description.abstractAs the evolution of multi-core multi-threaded processors continues, the complexity demanded to perform an extensive trade-off analysis, increases proportionally. Cycle-accurate or trace-driven simulators are too slow to execute the large amount of experiments required to obtain indicative results. To achieve a thorough analysis of the system, software benchmarks or traces are required. In many cases when an analysis is needed most, during the earlier stages of the processor design, benchmarks or traces are not available. Analytical models overcome these limitations but do not provide the fine grain details needed for a deep analysis of these architectures. In this work we present a new methodology to abstract processor architectures, at a level between cycle-accurate and analytical simulators. To apply our methodology we use queueing modeling techniques. Thus, we introduce Q-MAS, a queueing based tool targeting a real chip (the Ultra SPARC T2 processor) and aimed at facilitating the quantification of trade-offs during the design phase of multi-core multi-threaded processor architectures. The results demonstrate that Q-MAS, the tool that we developed, provides accurate results very close to the actual hardware, with a minimal cost of running what-if scenarios.
dc.format.extent4 p.
dc.language.isoeng
dc.publisherIEEE Computer Society Publications
dc.rightsAttribution-NonCommercial-NoDerivs 3.0 Spain
dc.rights.urihttp://creativecommons.org/licenses/by-nc-nd/3.0/es/
dc.subjectÀrees temàtiques de la UPC::Enginyeria de la telecomunicació::Telemàtica i xarxes d'ordinadors
dc.subjectÀrees temàtiques de la UPC::Informàtica::Arquitectura de computadors::Arquitectures paral·leles
dc.subject.lcshPerformance evaluation
dc.subject.lcshMultiprocessing systems
dc.subject.lcshParallel architectures
dc.subject.lcshMicroprocessors chips
dc.titleAn abstraction methodology for the evaluation of multi-core multi-threaded architectures
dc.typeConference report
dc.subject.lemacArquitectura d'ordinadors
dc.contributor.groupUniversitat Politècnica de Catalunya. CNDS - Xarxes de Computadors i Sistemes Distribuïts
dc.contributor.groupUniversitat Politècnica de Catalunya. CAP - Grup de Computació d'Altes Prestacions
dc.identifier.doi10.1109/MASCOTS.2011.11
dc.description.peerreviewedPeer Reviewed
dc.relation.publisherversionhttp://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6005400
dc.rights.accessRestricted access - publisher's policy
local.identifier.drac9454973
dc.description.versionPostprint (published version)
dc.relation.projectidinfo:eu-repo/grantAgreement/EC/FP7/217068/EU/High Performance and Embedded Architecture and Compilation/HIPEAC
local.citation.authorZilan, Ruken; Verdu, J.; García, J.; Nemirovsky, M.; Milito, R.; Valero, M.
local.citation.contributorIEEE/ACM International Symposium on Modelling, Analysis and Simulation of Computer and Telecommunication Systems
local.citation.publicationNameProceedings of 19th Annual Meeting of the IEEE International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS)
local.citation.startingPage478
local.citation.endingPage481


Fitxers d'aquest items

Imatge en miniatura

Aquest ítem apareix a les col·leccions següents

Mostra el registre d'ítem simple