Via-configurable transistor array: a regular design technique to improve ICs yield
Document typeConference report
Rights accessOpen Access
Process variations are a major bottleneck for digital CMOS integrated circuits manufacturability and yield. That is why regular techniques with different degrees of regularity are emerging as possible solutions. Our proposal is a new regular layout design technique called Via-Configurable Transistors Array (VCTA) that pushes to the limit circuit layout regularity for devices and interconnects in order to maximize regularity benefits. VCTA is predicted to perform worse than the Standard Cell approach designs for a certain technology node but it will allow the use of a future technology on an earlier time. Our objective is to optimize VCTA for it to be comparable to the Standard Cell design in an older technology. Simulations for the first unoptimized version of our VCTA of delay and energy consumption for a Full Adder circuit in the 90 nm technology node are presented and also the extrapolation for Carry-Ripple Adders from 4 bits to 64 bits.
CitationPons, M.; Moll, F.; Rubio, A.; Abella, J.; Vera, X.; González, A. Via-configurable transistor array: a regular design technique to improve ICs yield. 2nd IEEE International Workshop on Design for Manufacturability and Yield 2007; IEEE International Test Conference, October 25-26, 2007.
- HIPICS - High Performance Integrated Circuits and Systems - Ponències/Comunicacions de congressos 
- ARCO - Microarquitectura i Compiladors - Ponències/Comunicacions de congressos 
- Departament d'Arquitectura de Computadors - Ponències/Comunicacions de congressos 
- Departament d'Enginyeria Electrònica - Ponències/Comunicacions de congressos 
Showing items related by title, author, creator and subject.
Champac Vilela, Víctor Hugo; Avendaño, Victor; Figueras Pàmies, Joan (2010-02)
Open AccessTesting of signal integrity (SI) in current high-speed ICs, requires automatic test equipment test resources at the multigigahertz range, normally not available. Furthermore, for most internal nets of state-of-the-art ...
Berbel Artal, Néstor; Fernández García, Raúl; Gil Galí, Ignacio (2014-08-01)
Restricted access - publisher's policyIn this paper, an electrical model in order to predict the electromagnetic compatibility (EMC) conducted emission of integrated circuits (ICs) up to 3 GHz is presented. The electrical model predicts the behavior of the ...
Temperature as observable magnitude in silicon integrated circuits to characterize high frequency analog circuits Mateo Peña, Diego; Altet Sanahujes, Josep; Gómez Salinas, Dídac; Aragonès Cervera, Xavier (2013)
Restricted access - publisher's policyThis paper introduces a novel on-chip measurement technique for the determination of the central frequency and 3dB bandwidth of a 60GHz power amplifier (PA) by performing low frequency temperature measurements in silicon ...