Impact on performance of fused multiply-add units in aggressive VLIW architectures
Visualitza/Obre
Cita com:
hdl:2117/112027
Tipus de documentText en actes de congrés
Data publicació1999
EditorInstitute of Electrical and Electronics Engineers (IEEE)
Condicions d'accésAccés obert
Tots els drets reservats. Aquesta obra està protegida pels drets de propietat intel·lectual i
industrial corresponents. Sense perjudici de les exempcions legals existents, queda prohibida la seva
reproducció, distribució, comunicació pública o transformació sense l'autorització del titular dels drets
Abstract
Loops are the main time consuming part of programs based on floating point computations. The performance of the loops is limited either by recurrences in the computation or by the resources offered by the architecture. Several general-purpose superscalar microprocessors have been implemented with multiply-add fused floating-point units, that reduces the latency of the combined operation and the number of resources used. This paper analyses the influence of these two factors in the instruction-level parallelism exploitable from loops executed on a broad set of future aggressive processor configurations. The estimation of implementation costs (area and cycle time) enables a fair comparison of these configurations in terms of final performance and implementation feasibility. The paper performs technological projection for the next years in order to foresee the possible implementable alternatives. From this study we conclude that multiply-add fused units may have a deep impact in raising the performance of future processor architectures with a reasonable increase in cost.
CitacióLopez, D., Llosa, J., Ayguade, E., Valero, M. Impact on performance of fused multiply-add units in aggressive VLIW architectures. A: International Conference on Parallel Processing. "1999 InternationaI Conference on Parallel Processing: 21-24 September 1999, Aizu-Wakamatsu City, Japan: proceedings". Aizu-Wakamatsu: Institute of Electrical and Electronics Engineers (IEEE), 1999, p. 22-29.
ISBN0-7695-0350-0
Versió de l'editorhttp://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=797384&tag=1
Fitxers | Descripció | Mida | Format | Visualitza |
---|---|---|---|---|
00797384.pdf | 66,35Kb | Visualitza/Obre |