DSpace DSpace UPC
  Pàgina principal | Llistar continguts | Cerca avançada | Com participar-hi Català   Castellano   English  


Títol: Variable-Frequency Grid-Sequence Detector Based on a Quasi-Ideal Low-Pass Filter Stage and a Phase-Locked Loop
Autor: Robles Sestafe, Eider
Ceballos Recio, Salvador
Pou Félix, Josep
Martin, Jose Luis
Zaragoza Bertomeu, Jordi
Ibáñez, P.
Altres autors/autores: Universitat Politècnica de Catalunya. Departament d'Enginyeria Electrònica; Universitat Politècnica de Catalunya. TIEG - Grup d'Electrònica Industrial Terrassa
Matèries: Àrees temàtiques de la UPC::Enginyeria electrònica i telecomunicacions::Electrònica de potència
Frequency discriminators
Electric current converters
Phase-locked loops
Convertidors de freqüència
Detectors
Tipus de document: Article
Descripció: This paper proposes a filtered-sequence phase-locked loop (FSPLL) structure for detection of the positive sequence in three-phase systems. The structure includes the use of the Park transformation and moving average filters (MAF). Performance of the MAF is mathematically analyzed and represented in Bode diagrams. The analysis allows a proper selection of the window width of the optimal filter for its application in the dq transformed variables. The proposed detector structure allows fast detection of the grid voltage positive sequence (within one grid voltage cycle). The MAF eliminates completely any oscillation multiple of the frequency for which it is designed; thus, this algorithm is not affected by the presence of imbalances or harmonics in the electrical grid. Furthermore, the PLL includes a simple-frequency detector that makes frequency adaptive the frequency depending blocks. This guarantees the proper operation of the FSPLL under large frequency changes. The performance of the entire PLL-based detector is verified through simulation and experiment. It shows very
Peer Reviewed
Postprint (published version)
Altres identificadors i accés: Robles, E. [et al.]. Variable-Frequency Grid-Sequence Detector Based on a Quasi-Ideal Low-Pass Filter Stage and a Phase-Locked Loop. "IEEE transactions on power electronics", Setembre 2010, vol. 25, núm. 10, p. 2552-2563.
0885-8993
http://hdl.handle.net/2117/10551
10.1109/TPEL.2010.2050492
Disponible al dipòsit:E-prints UPC
Comparteix:


SFX Query

Tots els ítems dipositats a UPCommons estan protegits per drets d'autor.

 

Valid XHTML 1.0! Programari DSpace Copyright © 2002-2004 MIT and Hewlett-Packard Comentaris
Universitat Politècnica de Catalunya. Servei de Biblioteques, Publicacions i Arxius