Task scheduling techniques for asymmetric multi-core systems
Visualitza/Obre
Cita com:
hdl:2117/104901
Tipus de documentArticle
Data publicació2017-07-01
Condicions d'accésAccés obert
Tots els drets reservats. Aquesta obra està protegida pels drets de propietat intel·lectual i
industrial corresponents. Sense perjudici de les exempcions legals existents, queda prohibida la seva
reproducció, distribució, comunicació pública o transformació sense l'autorització del titular dels drets
ProjecteROMOL - Riding on Moore's Law (EC-FP7-321253)
Mont-Blanc 3 - Mont-Blanc 3, European scalable and power efficient HPC platform based on low-power embedded technology (EC-H2020-671697)
COMPUTACION DE ALTAS PRESTACIONES VII (MINECO-TIN2015-65316-P)
Mont-Blanc 3 - Mont-Blanc 3, European scalable and power efficient HPC platform based on low-power embedded technology (EC-H2020-671697)
COMPUTACION DE ALTAS PRESTACIONES VII (MINECO-TIN2015-65316-P)
Abstract
As performance and energy efficiency have become the main challenges for next-generation high-performance computing, asymmetric multi-core architectures can provide solutions to tackle these issues. Parallel programming models need to be able to suit the needs of such systems and keep on increasing the application’s portability and efficiency. This paper proposes two task scheduling approaches that target asymmetric systems. These dynamic scheduling policies reduce total execution time either by detecting the longest or the critical path of the dynamic task dependency graph of the application, or by finding the earliest executor of a task. They use dynamic scheduling and information discoverable during execution, fact that makes them implementable and functional without the need of off-line profiling. In our evaluation we compare these scheduling approaches with two existing state-of the art heterogeneous schedulers and we track their improvement over a FIFO baseline scheduler. We show that the heterogeneous schedulers improve the baseline by up to 1.45 in a real 8-core asymmetric system and up to 2.1 in a simulated 32-core asymmetric chip.
CitacióChronaki, K., Rico, A., Casas, M., Moreto, M., Badia, R.M., Ayguadé, E., Labarta, J., Valero, M. Task scheduling techniques for asymmetric multi-core systems. "IEEE transactions on parallel and distributed systems", 1 Juliol 2017, vol. 28, núm. 7, p. 2074-2087.
ISSN1045-9219
Versió de l'editorhttp://ieeexplore.ieee.org/document/7762236/
Fitxers | Descripció | Mida | Format | Visualitza |
---|---|---|---|---|
Task+Scheduling.pdf | 2,346Mb | Visualitza/Obre |