Defending cache memory against cold-boot attacks boosted by power or EM radiation analysis
Visualitza/Obre
Cita com:
hdl:2117/104349
Tipus de documentArticle
Data publicació2017-04
Condicions d'accésAccés obert
Llevat que s'hi indiqui el contrari, els
continguts d'aquesta obra estan subjectes a la llicència de Creative Commons
:
Reconeixement-NoComercial-SenseObraDerivada 3.0 Espanya
Abstract
Some algorithms running with compromised data select cache memory as a type of secure memory where data is confined and not transferred to main memory. However, cold-boot attacks that target cache memories exploit the data remanence. Thus, a sudden power shutdown may not delete data entirely, giving the opportunity to steal data. The biggest challenge for any technique aiming to secure the cache memory is performance penalty. Techniques based on data scrambling have demonstrated that security can be improved with a limited reduction in performance. However, they still cannot resist side-channel attacks like power or electromagnetic analysis. This paper presents a review of known attacks on memories and countermeasures proposed so far and an improved scrambling technique named random masking interleaved scrambling technique (RM-ISTe). This method is designed to protect the cache memory against cold-boot attacks, even if these are boosted by side-channel techniques like power or electromagnetic analysis.
CitacióNeagu, M., Manich, S. Defending cache memory against cold-boot attacks boosted by power or EM radiation analysis. "Microelectronics journal", Abril 2017, vol. 62, p. 85-98.
ISSN0026-2692
Versió de l'editorhttp://www.sciencedirect.com/science/article/pii/S0026269216304682
Fitxers | Descripció | Mida | Format | Visualitza |
---|---|---|---|---|
MEJ 4153 - preprint.pdf | 3,208Mb | Visualitza/Obre |