Mostra el registre d'ítem simple
Computing Safe Contention Bounds for Multicore Resources with Round-Robin and FIFO Arbitration
dc.contributor.author | Fernandez, Gabriel |
dc.contributor.author | Jalle, Javier |
dc.contributor.author | Abella Ferrer, Jaume |
dc.contributor.author | Quiñones, Eduardo |
dc.contributor.author | Vardanega, Tullio |
dc.contributor.author | Cazorla, Francisco J. |
dc.contributor.other | Barcelona Supercomputing Center |
dc.date.accessioned | 2017-03-17T16:03:24Z |
dc.date.available | 2017-03-17T16:03:24Z |
dc.date.issued | 2016-10-11 |
dc.identifier.citation | Fernandez, G. [et al.]. Computing Safe Contention Bounds for Multicore Resources with Round-Robin and FIFO Arbitration. "IEEE Transactions on Computers", 11 Octubre 2016, vol. 66, núm. 4, p. 586-600. |
dc.identifier.issn | 0018-9340 |
dc.identifier.uri | http://hdl.handle.net/2117/102625 |
dc.description.abstract | Numerous researchers have studied the contention that arises among tasks running in parallel on a multicore processor. Most of those studies seek to derive a tight and sound upper-bound for the worst-case delay with which a processor resource may serve an incoming request, when its access is arbitrated using time-predictable policies such as round-robin or FIFO. We call this value upper-bound delay ( ubd ). Deriving trustworthy ubd statically is possible when sufficient public information exists on the timing latency incurred on access to the resource of interest. Unfortunately however, that is rarely granted for commercial-of-the-shelf (COTS) processors. Therefore, the users resort to measurement observations on the target processor and thus compute a “measured” ubdm . However, using ubdm to compute worst-case execution time values for programs running on COTS multicore processors requires qualification on the soundness of the result. In this paper, we present a measurement-based methodology to derive a ubdm under round-robin (RoRo) and first-in-first-out (FIFO) arbitration, which accurately approximates ubd from above, without needing latency information from the hardware provider. Experimental results, obtained on multiple processor configurations, demonstrate the robustness of the proposed methodology. |
dc.description.sponsorship | The research leading to this work has received funding from: the European Union’s Horizon 2020 research and innovation programme under grant agreement No 644080(SAFURE); the European Space Agency under Contract 789.2013 and NPI Contract 40001102880; and COST Action IC1202, Timing Analysis On Code-Level (TACLe). This work has also been partially supported by the Spanish Ministry of Science and Innovation under grant TIN2015-65316-P. Jaume Abella has been partially supported by the MINECO under Ramon y Cajal postdoctoral fellowship number RYC-2013-14717. The authors would like to thanks Paul Caheny for his help with the proofreading of this document. |
dc.format.extent | 15 p. |
dc.language.iso | eng |
dc.publisher | Institute of Electrical and Electronics Engineers (IEEE) |
dc.subject | Àrees temàtiques de la UPC::Enginyeria de la telecomunicació |
dc.subject.lcsh | Real-time systems |
dc.subject.lcsh | Computers Programming |
dc.subject.lcsh | Computers--Research |
dc.subject.lcsh | Processors, High performance |
dc.subject.other | Computers and information processing |
dc.subject.other | Real-time systems |
dc.subject.other | Parallel architectures |
dc.subject.other | Multicore processing |
dc.title | Computing Safe Contention Bounds for Multicore Resources with Round-Robin and FIFO Arbitration |
dc.type | Article |
dc.subject.lemac | Programació en temps real |
dc.subject.lemac | Supercomputadors |
dc.subject.lemac | Programació (Ordinadors) |
dc.identifier.doi | 10.1109/TC.2016.2616307 |
dc.description.peerreviewed | Peer Reviewed |
dc.relation.publisherversion | http://ieeexplore.ieee.org/document/7588111/ |
dc.rights.access | Open Access |
dc.description.version | Postprint (author's final draft) |
dc.relation.projectid | info:eu-repo/grantAgreement/EC/H2020/644080/EU/SAFety and secURity by design for interconnected mixed-critical cyber-physical systems/SAFURE |
dc.relation.projectid | info:eu-repo/grantAgreement/MINECO//TIN2015-65316-P/ES/COMPUTACION DE ALTAS PRESTACIONES VII/ |
dc.relation.projectid | info:eu-repo/grantAgreement/MINECO//RYC-2013-14717/ES/RYC-2013-14717/ |
local.citation.publicationName | IEEE Transactions on Computers |
local.citation.volume | 66 |
local.citation.number | 4 |
local.citation.startingPage | 586 |
local.citation.endingPage | 600 |
Fitxers d'aquest items
Aquest ítem apareix a les col·leccions següents
-
Articles de revista [317]