Computing Safe Contention Bounds for Multicore Resources with Round-Robin and FIFO Arbitration
Tipus de documentArticle
EditorInstitute of Electrical and Electronics Engineers (IEEE)
Condicions d'accésAccés obert
Projecte de la Comissió EuropeaSAFURE - SAFety and secURity by design for interconnected mixed-critical cyber-physical systems (EC-H2020-644080)
Numerous researchers have studied the contention that arises among tasks running in parallel on a multicore processor. Most of those studies seek to derive a tight and sound upper-bound for the worst-case delay with which a processor resource may serve an incoming request, when its access is arbitrated using time-predictable policies such as round-robin or FIFO. We call this value upper-bound delay ( ubd ). Deriving trustworthy ubd statically is possible when sufficient public information exists on the timing latency incurred on access to the resource of interest. Unfortunately however, that is rarely granted for commercial-of-the-shelf (COTS) processors. Therefore, the users resort to measurement observations on the target processor and thus compute a “measured” ubdm . However, using ubdm to compute worst-case execution time values for programs running on COTS multicore processors requires qualification on the soundness of the result. In this paper, we present a measurement-based methodology to derive a ubdm under round-robin (RoRo) and first-in-first-out (FIFO) arbitration, which accurately approximates ubd from above, without needing latency information from the hardware provider. Experimental results, obtained on multiple processor configurations, demonstrate the robustness of the proposed methodology.
CitacióFernandez, G. [et al.]. Computing Safe Contention Bounds for Multicore Resources with Round-Robin and FIFO Arbitration. "IEEE Transactions on Computers", 11 Octubre 2016, vol. 66, núm. 4, p. 586-600.
Versió de l'editorhttp://ieeexplore.ieee.org/document/7588111/