Mostra el registre d'ítem simple
P-slice based efficient speculative multithreading
dc.contributor.author | Ranjan, Rakesh |
dc.contributor.author | Marcuello Pascual, Pedro |
dc.contributor.author | Latorre Salinas, Fernando |
dc.contributor.author | González Colás, Antonio María |
dc.contributor.other | Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors |
dc.date.accessioned | 2010-10-28T08:36:07Z |
dc.date.available | 2010-10-28T08:36:07Z |
dc.date.created | 2009-12-16 |
dc.date.issued | 2009-12-16 |
dc.identifier.citation | Ranjan, R. [et al.]. P-slice based efficient speculative multithreading. A: International Conference on High Performance Computing. "16th International Conference on High Performance Computing". Kochi: IEEE Computer Society Publications, 2009, p. 119-128. |
dc.identifier.uri | http://hdl.handle.net/2117/10039 |
dc.description.abstract | Microprocessor industry has recently shifted towards multi-core to take advantage of the ever increasing number of transistors provided by the new technologies. Unfortunately, the multi-core approach does not allow single threaded applications to benefit from the additional cores to improve their execution time. Speculative multithreading (SpMT) has been proposed in the past to boost performance of irregular applications in multi-core environments. In this work, we study the main bottlenecks of these architectures, such as the memory behavior and the pre-computation slices and propose two novel schemes that allow SpMT to get 25% average speedup over single threaded execution. We propose Selective Replication as a technique to improve the performance of the SpMT memory system. This technique does not introduce additional traffic in the bus and improves the performance of a conventional SpMT memory model by 6% on average and up to 21% for some applications. Also, we propose a scheme called Slice Specialization that reduces the number of instructions in the pre-computation slices by adapting the slice to every single speculative thread spawned. The later proposal outperforms previous schemes with slices by 15% and overall, both techniques combined achieve an improvement of 20% over a conventional SpMT processor. |
dc.format.extent | 10 p. |
dc.language.iso | eng |
dc.publisher | IEEE Computer Society Publications |
dc.subject | Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors |
dc.subject.lcsh | Simultaneous multithreading processors |
dc.subject.other | Multithreading |
dc.subject.other | Speculation |
dc.subject.other | TLS |
dc.title | P-slice based efficient speculative multithreading |
dc.type | Conference report |
dc.subject.lemac | Microprocessadors |
dc.subject.lemac | Multiprocessadors |
dc.contributor.group | Universitat Politècnica de Catalunya. ARCO - Microarquitectura i Compiladors |
dc.identifier.doi | 10.1109/HIPC.2009.5433216 |
dc.rights.access | Open Access |
local.identifier.drac | 2396875 |
dc.description.version | Postprint (published version) |
local.citation.author | Ranjan, R.; Marcuello, P.; Latorre, F.; González, A. |
local.citation.contributor | International Conference on High Performance Computing |
local.citation.pubplace | Kochi |
local.citation.publicationName | 16th International Conference on High Performance Computing |
local.citation.startingPage | 119 |
local.citation.endingPage | 128 |