Multistage interconnection networks in multiprocessor systems. A simulation study
Visualitza/Obre
Estadístiques de LA Referencia / Recolecta
Inclou dades d'ús des de 2022
Cita com:
hdl:2099/4576
Tipus de documentArticle
Data publicació1987
EditorUniversitat Politècnica de Barcelona. Centre de Càlcul
Condicions d'accésAccés obert
Llevat que s'hi indiqui el contrari, els
continguts d'aquesta obra estan subjectes a la llicència de Creative Commons
:
Reconeixement-NoComercial-SenseObraDerivada 2.5 Espanya
Abstract
The principal modelling and simulation features of multistage interconnection networks operating in packet switching are discussed in this paper. The networks studied interconnect processors and memory modules in multiprocessor systems. Several methods are included to increase the bandwidth achievable with this kind of networks. Besides using network buffering, the possibility of having queues of requests at the memory modules is considered. Network conflicts can be reduced using a second network to return requests from memory modules. The connection of more than one processor or memory module to each of the multistage network input or output lines allows the interconnection of large multiprocessor systems using small multistage networks. This is implemented using a single shared bus connection. The effective bandwidth of these networks is compared to that of circuit switching multistage networks and Crossbar. Simulations results reflect an important improvement in network performance.
CitacióLópez de Buen, Víctor Fernando Ubaldo. "Multistage interconnection networks in multiprocessor systems. A simulation study". Qüestió. 1987, vol. 11, núm. 3
ISSN0210-8054 (versió paper)
Fitxers | Descripció | Mida | Format | Visualitza |
---|---|---|---|---|
article.pdf | 526,5Kb | Visualitza/Obre |