Rights accessRestricted access - author's decision
This investigation reports on the power dissipation of different CMOS adders implementations. Analyzing the causes of power dissipation such us leakage current, switching currents and short-circuits currents in CMOS is the starting point for minimizing power consumption. Reviewing the literature to find out the circuits that have been proposed to reduced power dissipation is a main aim as well. Simulation of a number of these circuits for both various data inputs and also for two different process geometries will lead us to compare the structures and attempt to detect trends.
All rights reserved. This work is protected by the corresponding intellectual and industrial property rights. Without prejudice to any existing legal exemptions, reproduction, distribution, public communication or transformation of this work are prohibited without permission of the copyright holder. If you wish to make any use of the work not provided for in the law, please contact: firstname.lastname@example.org