DSpace DSpace UPC
 Català   Castellano   English  

E-prints UPC >
Altres >
Enviament des de DRAC >

Empreu aquest identificador per citar o enllaçar aquest ítem: http://hdl.handle.net/2117/8399

Arxiu Descripció MidaFormat
LRU-PEA.pdf893,69 kBAdobe PDFThumbnail

Títol: LRU-PEA: A smart replacement policy for non-uniform cache architectures on chip multiprocessors
Autor: Lira Rueda, Javier Veure Producció científica UPC; Molina Clemente, Carlos Veure Producció científica UPC; González Colás, Antonio María Veure Producció científica UPC
Data: 14-mai-2009
Tipus de document: External research report
Citació: UPC-DAC-RR-ARCO-2009-7
Resum: The increasing speed-gap between processor and memory and the limited memory bandwidth make last-level cache performance crucial for CMP architectures. Non Uniform Cache Architectures (NUCA) has been introduced to deal with this problem. This memory organization divides the whole memory space into smaller pieces or banks allowing nearer banks to have better access latencies than further banks.Moreover, an adaptive replacement policy that efficiently reduces misses in the last-level cache could boost performance, particularly if set associativity is assumed. Unfortunately, traditional replacement policies do not behave properly as they were assumed for single-processors. This paper focuses on Bank Replacement. This policy involves three key decisions when there is a miss: where to place a data within the cache set, which data to evict from the cache set and finally, where to place the evicted data. We propose a novel replacement technique that enables more intelligent replacement decisions to be taken, based on the observation that some type of data are less commonly accessed depending of the bank where they reside. We call this technique as LRU-PEA (Least Recently Used with a Priority Eviction Approach). We show that the proposed technique significantly reduces the requests to the off-chip memory by increasing the hit ratio in the NUCA cache. This translates into an average IPC improvement of 8% and into an Energy per Instruction (EPI) reduction of 5%.
URI: http://hdl.handle.net/2117/8399
Versió de l'editor: http://gsi.ac.upc.edu/reports/research_center_index-ARCO-2009,en.html
Apareix a les col·leccions:ARCO - Microarquitectura i Compiladors. Reports de recerca
Departament d'Arquitectura de Computadors. Reports de recerca
Altres. Enviament des de DRAC

Stats Mostra les estadístiques d'aquest ítem

SFX Query

Aquest ítem (excepte textos i imatges no creats per l'autor) està subjecte a una llicència de Creative Commons Llicència Creative Commons
Creative Commons


Valid XHTML 1.0! Programari DSpace Copyright © 2002-2004 MIT and Hewlett-Packard Comentaris
Universitat Politècnica de Catalunya. Servei de Biblioteques, Publicacions i Arxius