DSpace DSpace UPC
 Català   Castellano   English  

E-prints UPC >
Altres >
Enviament des de DRAC >

Empreu aquest identificador per citar o enllaçar aquest ítem: http://hdl.handle.net/2117/7924

Ítem no disponible en accés obert per política de l'editorial

Arxiu Descripció MidaFormat
Selective replication.pdf1,13 MBAdobe PDF Accés restringit

Citació: Vera, X. [et al.]. Selective replication: a lightweight technique for soft errors. "ACM Transactions on Computer Systems", Desembre 2009, vol. 27, núm. 4, p. 40-70.
Títol: Selective replication: a lightweight technique for soft errors
Autor: Vera, Xavier; Abella Ferrer, Jaume Veure Producció científica UPC; Carretero Casado, Javier Sebastián Veure Producció científica UPC; González Colás, Antonio María Veure Producció científica UPC
Editorial: ACM Press. Association for Computing Machinery
Data: des-2009
Tipus de document: Article
Resum: Soft errors are an important challenge in contemporary microprocessors. Modern processors have caches and large memory arrays protected by parity or error detection and correction codes. However, today’s failure rate is dominated by flip flops, latches, and the increasing sensitivity of combinational logic to particle strikes. Moreover, as Chip Multi-Processors (CMPs) become ubiquitous, meeting the FIT budget for new designs is becoming a major challenge. Solutions based on replicating threads have been explored deeply; however, their high cost in performance and energy make them unsuitable for current designs. Moreover, our studies based on a typical configuration for a modern processor show that focusing on the top 5 most vulnerable structures can provide up to 70% reduction in FIT rate. Therefore, full replication may overprotect the chip by reducing the FIT much below budget. We propose Selective Replication, a lightweight-reconfigurable mechanism that achieves a high FIT reduction by protecting the most vulnerable instructions with minimal performance and energy impact. Low performance degradation is achieved by not requiring additional issue slots and reissuing instructions only during the time window between when they are retirable and they actually retire. Coverage can be reconfigured online by replicating only a subset of the instructions (the most vulnerable ones). Instructions’vulnerability is estimated based on the area they occupy and the time they spend in the issue queue. By changing the vulnerability threshold, we can adjust the trade-off between coverage and performance loss. Results for an out-of-order processor configured similarly to Intel® CoreTM Micro-Architecture show that our scheme can achieve over 65% FIT reduction with less than 4% performance degradation with small area and complexity overhead.
ISSN: 0734-2071
URI: http://hdl.handle.net/2117/7924
Versió de l'editor: http://delivery.acm.org/10.1145/1660000/1658359/a8-vera.pdf?key1=1658359&key2=0447887721&coll=portal&dl=ACM&CFID=93382166&CFTOKEN=26216635
Apareix a les col·leccions:ARCO - Microarquitectura i Compiladors. Articles de revista
Departament d'Arquitectura de Computadors. Articles de revista
Altres. Enviament des de DRAC
Comparteix:


Stats Mostra les estadístiques d'aquest ítem

SFX Query

Tots els drets reservats. Aquesta obra està protegida pels drets de propietat intel·lectual i industrial corresponents. Sense perjudici de les exempcions legals existents, queda prohibida la seva reproducció, distribució, comunicació pública o transformació sense l'autorització del titular dels drets.

Per a qualsevol ús que se'n vulgui fer no previst a la llei, dirigiu-vos a: sepi.bupc@upc.edu

 

Valid XHTML 1.0! Programari DSpace Copyright © 2002-2004 MIT and Hewlett-Packard Comentaris
Universitat Politècnica de Catalunya. Servei de Biblioteques, Publicacions i Arxius