Physical vs. physically-aware estimation flow: case study of design space exploration of adders
Visualitza/Obre
Physical vs. physicallyaware estimation flow Case study of design space exploration of adders (358,4Kb) (Accés restringit)
Sol·licita una còpia a l'autor
Què és aquest botó?
Aquest botó permet demanar una còpia d'un document restringit a l'autor. Es mostra quan:
- Disposem del correu electrònic de l'autor
- El document té una mida inferior a 20 Mb
- Es tracta d'un document d'accés restringit per decisió de l'autor o d'un document d'accés restringit per política de l'editorial
Cita com:
hdl:2117/24800
Tipus de documentText en actes de congrés
Data publicació2014
EditorInstitute of Electrical and Electronics Engineers (IEEE)
Condicions d'accésAccés restringit per política de l'editorial
Llevat que s'hi indiqui el contrari, els
continguts d'aquesta obra estan subjectes a la llicència de Creative Commons
:
Reconeixement-NoComercial-SenseObraDerivada 3.0 Espanya
Abstract
Selecting an appropriate estimation method for a given technology and design is of crucial interest as the estimations guide future project and design decisions. The accuracy of the estimations of area, timing, and power (metrics of interest) depends on the phase of the design flow and the fidelity of the models. In this research, we use design space exploration of low-power adders as a case study for comparative analysis of two estimation flows: Physical layout Aware Synthesis (PAS) and Place and Route (PnR). We study and compare post-PAS and post-PnR estimations of the metrics of interest and the impact of various design parameters and input switching activity factor (aI). Adders are particularly interesting for this study because they are fundamental microprocessor units, and their designinvolves many parameters that create a vast design space. We show cases when the post-PAS and post-PnR estimations could lead to different design decisions, especially from a low-power designer point of view. Our experiments reveal that post-PAS results underestimate the side-effects of clock-gating, pipelining, and extensive timing optimizations compared to post-PnR results. We also observe that PnR estimation flow sometimes reports counterintuitive results
CitacióRatkovic, I. [et al.]. Physical vs. physically-aware estimation flow: case study of design space exploration of adders. A: IEEE Computer Society Annual Symposium on VLSI. "ISVLSI 2014: 2014 IEEE Computer Society Annual Symposium on VLSI: 9-11 July 2014: Tampa, Florida". Tampa: Institute of Electrical and Electronics Engineers (IEEE), 2014, p. 118-123.
ISBN978-1-4799-3763-9
Versió de l'editorhttp://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6903346
Fitxers | Descripció | Mida | Format | Visualitza |
---|---|---|---|---|
Physical vs. ph ... exploration of adders.pdf | Physical vs. physicallyaware estimation flow Case study of design space exploration of adders | 358,4Kb | Accés restringit |