Circuit area optimization in energy temporal sparse scenarios for multiple harvester powered systems
Visualitza/Obre
Circuit area optimization in energy temporal sparse scenarios for multiple harvester powered systems (471,1Kb) (Accés restringit)
Sol·licita una còpia a l'autor
Què és aquest botó?
Aquest botó permet demanar una còpia d'un document restringit a l'autor. Es mostra quan:
- Disposem del correu electrònic de l'autor
- El document té una mida inferior a 20 Mb
- Es tracta d'un document d'accés restringit per decisió de l'autor o d'un document d'accés restringit per política de l'editorial
Cita com:
hdl:2117/24638
Tipus de documentText en actes de congrés
Data publicació2014
EditorInstitute of Electrical and Electronics Engineers (IEEE)
Condicions d'accésAccés restringit per política de l'editorial
Llevat que s'hi indiqui el contrari, els
continguts d'aquesta obra estan subjectes a la llicència de Creative Commons
:
Reconeixement-NoComercial-SenseObraDerivada 3.0 Espanya
Abstract
Multi-source energy harvesters are gaining interest as a robust alternative to power wireless sensors, since the sensor node can maintain its operation regardless of the fact that one of its energy sources might be temporarily unavailable. Interestingly, and less explored, when the energy availability of the energy sources present large temporal variations, combining multiple energy sources reduce the overall sparsity. As a result, the performance of a multiple energy harvester powered sensor node is significantly better compared to a single energy source which harvests the same amount of energy. In this context, a circuit area optimization framework for multiple source energy harvesting powered systems is proposed. This framework takes advantage of this improvement in performance to provide the optimal amount of energy harvesters, the requirements of each energy harvester and the required energy buffer capacity, such that the overall area or volume is minimized. As the results show, by conducting a joint design of the energy harvesters and the energy buffer, the overall area or volume of a sensor node can be significantly reduced. © 2014 IEEE.
CitacióGomez, R.; Albert Cabellos-Aparicio; Alarcon, E. Circuit area optimization in energy temporal sparse scenarios for multiple harvester powered systems. A: IEEE International Symposium on Circuits and Systems. "2014 IEEE International Symposium on Circuits and Systems (ISCAS 2014): Melbourne, Australia: 1-5 June 2014". Melbourne: Institute of Electrical and Electronics Engineers (IEEE), 2014, p. 2486-2489.
ISBN978-1-4799-3433-1
Versió de l'editorhttp://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6865677
Col·leccions
- CBA - Sistemes de Comunicacions i Arquitectures de Banda Ampla - Ponències/Comunicacions de congressos [237]
- EPIC - Energy Processing and Integrated Circuits - Ponències/Comunicacions de congressos [380]
- Departament d'Arquitectura de Computadors - Ponències/Comunicacions de congressos [1.955]
- Departament d'Enginyeria Electrònica - Ponències/Comunicacions de congressos [1.715]
Fitxers | Descripció | Mida | Format | Visualitza |
---|---|---|---|---|
Circuit area op ... vester powered systems.pdf | Circuit area optimization in energy temporal sparse scenarios for multiple harvester powered systems | 471,1Kb | Accés restringit |