Design of an on-chip linear-assisted DC-DC voltage regulator
Visualitza/Obre
Estadístiques de LA Referencia / Recolecta
Inclou dades d'ús des de 2022
Cita com:
hdl:2117/22466
Tipus de documentComunicació de congrés
Data publicació2013
Condicions d'accésAccés obert
Llevat que s'hi indiqui el contrari, els
continguts d'aquesta obra estan subjectes a la llicència de Creative Commons
:
Reconeixement-NoComercial-SenseObraDerivada 3.0 Espanya
Abstract
This article shows the design of an on-chip CMOS linear-assisted DC-DC regulator. It results a good alternative topology to classic switching DC-DC power converters. In the presented technique, an auxiliary linear regulator is used to cancel the output voltage ripple and provides fast responses for load and line variations. On the other hand, a switching converter, connected in parallel, allows supplying almost the
whole output current demanded by the load. The objective of this linear-assisted regulator or hybrid topology is to achieve a high efficiency of switching converters, with suitable load and line regulation features, typical of linear regulators. In this kind of on-chip applications, CMOS is the current prevailing technology. Thus, in order to implement on-chip power supply systems and on-chip power management systems with low-to-medium current consumption, this structure has good features.
CitacióCosp, J.; Martinez, H. Design of an on-chip linear-assisted DC-DC voltage regulator. A: IEEE International Conference on Electronics, Circuits and Systems. "20th IEEE International Conference on Electronics, Circuits and Systems". Abu Dhabi: 2013, p. 353-356.
ISBN978-1-4799-2451-6
Fitxers | Descripció | Mida | Format | Visualitza |
---|---|---|---|---|
103_6293.PDF | Article | 535,8Kb | Visualitza/Obre |