DSpace DSpace UPC
 Català   Castellano   English  

E-prints UPC >
Altres >
Enviament des de DRAC >

Empreu aquest identificador per citar o enllaçar aquest ítem: http://hdl.handle.net/2117/16643

Arxiu Descripció MidaFormat
acaces12_datatransferengine_vgarcia.pdf178,01 kBAdobe PDFThumbnail
Veure/Obrir

Citació: Amiri Nezhad, M. [et al.]. Should next generation wireless mesh networks consider dynamic channel access?. A: Baltic Congress on Future Internet Communications. "2nd Baltic Congress on Future Internet Communications, 25-27 April 2012, Vilnius, Lithuania". Vilnius: 2012, p. 32-39.
Títol: Should next generation wireless mesh networks consider dynamic channel access?
Autor: Amiri Nezhad, Maryam Veure Producció científica UPC; Bellalta, Boris; Guerrero Zapata, Manel Veure Producció científica UPC; Cerdà Alabern, Llorenç Veure Producció científica UPC
Data: 2012
Tipus de document: Conference lecture
Resum: In today’s computer architectures, many scientific applications are considered to be memory bound. The memory wall, i.e. the large disparity between a processor’s speed and the required time to access off-chip memory, is a yet-to-be-solved problem that can greatly reduce performance and make us underutilise the processors capabilities. Many different approaches have been proposed to tackle this problem, such as the addition of a large cache hierarchy, multithreading or speculative data prefetching. Most of these approaches rely on the prediction of the application’s future behaviour, something that should not be necessary as this information is known by the programmer and is located in the application itself. Instead of designing hardware that attempts to guess the future, the goal should be to provide the programmer with the hardware support required to decide when the data is transferred and where is it transferred to. With this goal in mind, we introduce the Data Transfer Engine, a runtime-assisted, software prefetcher that exploits the information provided by the programmer in order to place data in the cache hierarchy close to the processor that will make use of it. The DTE can not only significantly reduce stall time due to cache misses but, more importantly, it allows us to design new computer architectures that are able to tolerate very high memory latencies.
ISBN: 978-146731671-2
URI: http://hdl.handle.net/2117/16643
DOI: 10.1109/BCFIC.2012.6217976
Apareix a les col·leccions:Altres. Enviament des de DRAC
CNDS - Xarxes de Computadors i Sistemes Distribuïts. Ponències/Comunicacions de congressos
Departament d'Arquitectura de Computadors. Ponències/Comunicacions de congressos
Comparteix:


Stats Mostra les estadístiques d'aquest ítem

SFX Query

Aquest ítem (excepte textos i imatges no creats per l'autor) està subjecte a una llicència de Creative Commons Llicència Creative Commons
Creative Commons

 

Valid XHTML 1.0! Programari DSpace Copyright © 2002-2004 MIT and Hewlett-Packard Comentaris
Universitat Politècnica de Catalunya. Servei de Biblioteques, Publicacions i Arxius