DSpace DSpace UPC
 Català   Castellano   English  

E-prints UPC >
Altres >
Enviament des de DRAC >

Empreu aquest identificador per citar o enllaçar aquest ítem: http://hdl.handle.net/2117/13088

Ítem no disponible en accés obert per política de l'editorial

Arxiu Descripció MidaFormat
05749744.pdf129,92 kBAdobe PDF Accés restringit

Citació: Bobba, J. [et al.]. Safe and efficient supervised memory systems. A: International Symposium on High-Performance Computer Architecture (HPCA). "17th International Symposium on High-Performance Computer Architecture". 2011, p. 369-380.
Títol: Safe and efficient supervised memory systems
Autor: Bobba, J.; Lupon Navazo, Marc Veure Producció científica UPC; Hill, M.D; Wood, D. A.
Data: 2011
Tipus de document: Conference report
Resum: Supervised Memory systems use out-of-band metabits to control and monitor accesses to normal data memory for such purposes as transactional memory and memory typestate trackers. Previous proposals demonstrate the value of supervised memory systems, but have typically assumed sequential consistency (while most deployed systems use weaker models), and used ad hoc, informal memory specifications (that can be ambiguous and/or incorrect). This paper seeks to make many previous proposals more practical. This paper builds a foundation for future supervised memory systems which operate with the TSO and x 86 memory models, and are formally specified using two supervised memory models. The simpler TSOall model requires all metadata and data accesses to obey TSO, but precludes using store buffers for supervised accesses. The more complex TSOdata model relaxes some ordering constraints (allowing store buffer use) but makes programmer reasoning more difficult. To get the benefits of both models, we propose Safe Supervision, which asks programmers to avoid using metabits from one location to order accesses to another. Programmers that obey safe supervision can reason with the simpler semantics of TSOall while obtaining the higher performance of TSOdata. Our approach is similar to how data-race-free programs can run on relaxed systems and yet appear sequentially consistent. Finally, we show that TSOdata can (a) provide significant performance benefit (up to 22%) over TSOall and (b) can be incorporated correctly and with low overhead into the RTL of an industrial multi-core chip design (OpenSPARC T2).
ISBN: 978-142449432-3
URI: http://hdl.handle.net/2117/13088
DOI: 10.1109/HPCA.2011.5749744
Versió de l'editor: http://www.computer.org/portal/web/csdl/doi/10.1109/HPCA.2011.5749744
Apareix a les col·leccions:Altres. Enviament des de DRAC
Departament d'Arquitectura de Computadors. Ponències/Comunicacions de congressos
Comparteix:


Stats Mostra les estadístiques d'aquest ítem

SFX Query

Tots els drets reservats. Aquesta obra està protegida pels drets de propietat intel·lectual i industrial corresponents. Sense perjudici de les exempcions legals existents, queda prohibida la seva reproducció, distribució, comunicació pública o transformació sense l'autorització del titular dels drets.

Per a qualsevol ús que se'n vulgui fer no previst a la llei, dirigiu-vos a: sepi.bupc@upc.edu

 

Valid XHTML 1.0! Programari DSpace Copyright © 2002-2004 MIT and Hewlett-Packard Comentaris
Universitat Politècnica de Catalunya. Servei de Biblioteques, Publicacions i Arxius