|
E-prints UPC >
Altres >
Enviament des de DRAC >
Empreu aquest identificador per citar o enllaçar aquest ítem:
http://hdl.handle.net/2117/10039
|
| Citació: | Ranjan, R. [et al.]. P-slice based efficient speculative multithreading. A: International Conference on High Performance Computing. "16th International Conference on High Performance Computing". Kochi: IEEE Computer Society Publications, 2009, p. 119-128. |
| Títol: | P-slice based efficient speculative multithreading |
| Autor: | Ranjan, Rakesh ; Marcuello Pascual, Pedro ; Latorre Salinas, Fernando ; González Colás, Antonio María  |
| Editorial: | IEEE Computer Society Publications |
| Data: | 16-des-2009 |
| Tipus de document: | Conference report |
| Resum: | Microprocessor industry has recently shifted
towards multi-core to take advantage of the ever increasing number of transistors provided by the new technologies. Unfortunately, the multi-core approach does not allow single threaded applications to benefit from the additional cores to improve their execution time. Speculative multithreading (SpMT) has been proposed in the past to boost performance of irregular applications in multi-core environments. In this work, we study the main bottlenecks of these architectures, such as the memory behavior and the pre-computation slices
and propose two novel schemes that allow SpMT to get 25% average speedup over single threaded execution. We propose Selective Replication as a technique to improve the
performance of the SpMT memory system. This technique does not introduce additional traffic in the bus and improves the performance of a conventional SpMT memory model by 6% on average and up to 21% for some applications. Also, we propose a scheme called Slice Specialization that reduces the
number of instructions in the pre-computation slices by adapting the slice to every single speculative thread spawned.
The later proposal outperforms previous schemes with slices by 15% and overall, both techniques combined achieve an improvement of 20% over a conventional SpMT processor. |
| URI: | http://hdl.handle.net/2117/10039 |
| Versió de l'editor: | 10.1109/HIPC.2009.5433216 |
| Apareix a les col·leccions: | Altres. Enviament des de DRAC Departament d'Arquitectura de Computadors. Ponències/Comunicacions de congressos ARCO - Microarquitectura i Compiladors. Ponències/Comunicacions de congressos
|
| Comparteix: |
|
Queda prohibida la reproducció, transformació, distribució i comunicació pública d'aquesta obra. Es permet, en tot cas, la reproducció per a ús privat sempre i quan la còpia que se'n faci no sigui objecte d'utilització col·lectiva ni lucrativa (art. 31.2 del Reial Decret Legislatiu 1/1996, de 12 d'abril, pel qual s'aprova el Text Refós de la Llei de Propietat Intel·lectual, http://bibliotecnica.upc.es/sepi/legislacio.asp).
Per a qualsevol ús que es vulgui fer diferent al permès, dirigiu-vos a: sepi@upc.edu
|