Exploració per tema "Out-of-order processor"
Ara es mostren els items 1-3 de 3
-
A case for resource-conscious out-of-order processors
(2003-12)
Article
Accés obertModern out-of-order processors tolerate long-latency memory operations by supporting a large number of in-flight instructions. This is achieved in part through proper sizing of critical resources, such as register files ... -
Reusing cached schedules in an out-of-order processor with in-order issue logic
(2009)
Text en actes de congrés
Accés obertThe complex and powerful out-of-order issue logic dismisses the repetitive nature of the code, unlike what caches or branch predictors do. We show that 90% of the cycles, the group of instructions selected by the issue ... -
Reusing cached schedules in an out-of-order processor with in-order issue logic
(Universitat Politècnica de Catalunya, 2011-05-09)
Tesi
Accés obertModern processors use out-of-order processing logic to achieve high performance in Instructions Per Cycle (IPC) but this logic has a serious impact on the achievable frequency. In order to get better performance out of ...
