Ara es mostren els items 1-11 de 11

    • Comparison of SRAM cells for 10-nm SOI FinFETs under process and environmental variations 

      Jaksic, Zoran; Canal Corretger, Ramon (2012-12)
      Article
      Accés restringit per política de l'editorial
      We explore the 6T and 8T SRAM design spaces through read static noise margin (RSNM), word-line write margin, and leakage for future 10-nm FinFETs. Process variations are based on the ITRS and modeled at device (TCAD) level. ...
    • Enhancing 3T DRAMs for SRAM replacement under 10nm tri-gate SOI FinFETs 

      Jaksic, Zoran; Canal Corretger, Ramon (IEEE Computer Society Publications, 2012)
      Text en actes de congrés
      Accés restringit per política de l'editorial
      In this paper, we pr esent the dynamic 3T memory cell for future 10nm tri-gate FinFETs as a potential replacement for classical 6T SRAM cell for implementation in high speed cache memories. We investigate read access ...
    • Estudi de viabilitat de l'actualització del HW d'una impressora de llarg format 

      Bover Centelles, Enric (Universitat Politècnica de Catalunya, 2021-01)
      Treball Final de Grau
      Accés obert
      Avui en dia es busca optimitzar el màxim possible els recursos hardware. Actualment en alguns dels projectes d'HP hi ha un malbaratament de l'ús de les memòries que incorporen les FPGA que utilitzen ja que no hi ha cap ...
    • Experience on material implication computing with an electromechanical memristor emulator 

      Rubio Sola, Jose Antonio; Moll Echeto, Francisco de Borja; Escudero López, Manuel; Zuin, Stefano; Vourkas, Ioannis; Sirakoulis, Georgios (IEEE Press, 2016)
      Text en actes de congrés
      Accés obert
      Memristors are being considered as a promising emerging device able to introduce new paradigms in both data storage and computing. In this paper the authors introduce the concept of a quasi-ideal experimental device that ...
    • Heterogeneous memristive crossbar for in-memory computing 

      Papandroulidakis, Georgios; Vourkas, Ioanis; Sirakoulis, Georgios Ch.; Rubio Sola, Jose Antonio (Institute of Electrical and Electronics Engineers (IEEE), 2015)
      Text en actes de congrés
      Accés obert
      It's been quite a while since scientists are seeking for the ancestor of von Neumann computing architecture. Among the most promising candidates, memristor demonstrates advantageous characteristics, which open new pathways ...
    • Insights to memristive memory cell from a reliability perspective 

      Pouyan, Peyman; Amat Bertran, Esteve; Rubio Sola, Jose Antonio (Institute of Electrical and Electronics Engineers (IEEE), 2015)
      Text en actes de congrés
      Accés obert
      The scaling roadmap of devices under a more than Moore scenario is resulting in the emergence of new types of devices. Among them, memristors seem to be promising candidates to be suitable for various areas of application ...
    • Memòries 

      Amat Girbau, Josep; Ferrer, F. (Asociación de Técnicos de Informática, 1980)
      Article
      Accés obert
    • Memòries externes 

      Puigjaner Trepat, Ramón (Asociación de Técnicos de Informática, 1980)
      Article
      Accés obert
    • Power-efficient noise-Induced reduction of ReRAM cell’s temporal variability effects 

      Ntinas, Vasileios; Rubio Sola, Jose Antonio; Sirakoulis, Georgios; Salvador, Emili; Pedro, Marta; Crespo-Yepes, A.; Martin Martinez, Javier; Rodríguez Martínez, Rosana; Nafría Maqueda, Montserrat (2021-04)
      Article
      Accés obert
      Resistive Random Access Memory (ReRAM) is apromising novel memory technology for non-volatile storing, with low-power operation and ultra-high area density. However, ReRAM memories still face issues through commerciali ...
    • RRAM variability and its mitigation schemes 

      Pouman, Peyman; Amat, Esteve; Hamdioui, Said; Rubio Sola, Jose Antonio (2016)
      Text en actes de congrés
      Accés obert
      Emerging technologies such as RRAMs are attracting significant attention due to their tempting characteristics such as high scalability, CMOS compatibility and non-volatility to replace the current conventional memories. ...
    • Towards the simulation and emulation of large-scale hardware designs 

      López Paradís, Guillem (Universitat Politècnica de Catalunya, 2020-10-29)
      Projecte Final de Màster Oficial
      Accés obert
      The heritage of Moore's law has converged in a heterogeneous processor with a many-core and different application- or domain-specific accelerators. Having also finished the benefits of Dennard scaling, we have ended up in ...