• Power-efficient spilling techniques for chip multiprocessors 

      Herrero Abellanas, Enric; González, José; Canal Corretger, Ramon (Springer Verlag, 2010)
      Text en actes de congrés
      Accés restringit per política de l'editorial
      Current trends in CMPs indicate that the core count will increase in the near future. One of the main performance limiters of these forthcoming microarchitectures is the latency and high-demand of the on-chip network and ...