Ara es mostren els items 1-12 de 12

    • Application of a Mamdani-type fuzzy rule-based system to segment periventricular cerebral veins in susceptibility-weighted images 

      Aymerich Martínez, Francisco Javier; Sobrevilla Frisón, Pilar; Montseny Masip, Eduard; Rovira, Alex (Springer, 2016)
      Text en actes de congrés
      Accés obert
      This paper presents an algorithm designed to segment veins in the periventricular region of the brain in susceptibility-weighted magnetic resonance images. The proposed algorithm is based on a Mamdani-type fuzzy rule-based ...
    • Channel characterization for chip-scale wireless communications within computing packages 

      Timoneda i Comas, Xavier; Cabellos Aparicio, Alberto; Manessis, Dionyssios; Alarcón Cot, Eduardo José; Abadal Cavallé, Sergi (Institute of Electrical and Electronics Engineers (IEEE), 2018)
      Text en actes de congrés
      Accés obert
      Wireless Network-on-Chip (WNoC) appears as a promising alternative to conventional interconnect fabrics for chip-scale communications. WNoC takes advantage of an overlaid network composed by a set of millimeter-wave antennas ...
    • Convolutional neural networks for apnea detection from smartphone audio signals: effect of window size 

      Castillo Escario, Yolanda; Werthen Brabants, Lorin; Groenendaal, Willemijn; Deschrijver, Dirk; Jané Campos, Raimon (2022)
      Text en actes de congrés
      Accés obert
      Although sleep apnea is one of the most prevalent sleep disorders, most patients remain undiagnosed and untreated. The gold standard for sleep apnea diagnosis, polysomnography, has important limitations such as its high ...
    • Decomposition of transition systems into sets of synchronizing state machines 

      Teren, Viktor; Cortadella, Jordi; Villa, Tiziano (Institute of Electrical and Electronics Engineers (IEEE), 2021)
      Comunicació de congrés
      Accés obert
      Transition systems (TS) and Petri nets (PN) are important models of computation ubiquitous in formal methods for modeling systems. An important problem is how to extract from a given TS a PN whose reachability graph is ...
    • Detecting obstructive apnea episodes using dynamic bayesian networks and ECG-based time-series 

      Romero Pérez, Daniel; Jané Campos, Raimon (2022)
      Text en actes de congrés
      Accés obert
      In this study, we proposed an automatic detector for obstructive apnea episodes using only ECG-based time-series from a single-ECG channel. Several obstructive apnea episodes were provoked for different separated sequences ...
    • Discovering duplicate tasks in transition systems for the simplification of process models 

      San Pedro Martín, Javier de; Cortadella, Jordi (Springer, 2016)
      Text en actes de congrés
      Accés obert
      This work presents a set of methods to improve the understandability of process models. Traditionally, simplification methods trade off quality metrics, such as fitness or precision. Conversely, the methods proposed in ...
    • Evaluation of joint controller placement for latency and reliability-aware control plane 

      Rasol, Kurdman Abdulrahman Rasol; Domingo Pascual, Jordi (Institute of Electrical and Electronics Engineers (IEEE), 2021)
      Comunicació de congrés
      Accés obert
      The separation of the forwarding and control planes in software-defined networking provides flexibility for network management. The Controller Placement Problem (CPP) is an important issue affecting network performance. ...
    • Link prediction in very large directed graphs: Exploiting hierarchical properties in parallel 

      Garcia Gasulla, Dario; Cortés García, Claudio Ulises (CEUR-WS.org, 2014)
      Text en actes de congrés
      Accés obert
      Link prediction is a link mining task that tries to find new edges within a given graph. Among the targets of link prediction there is large directed graphs, which are frequent structures nowadays. The typical sparsity of ...
    • Slow-envelope shaping function FPGA implementation for 5G NR envelope tracking PA 

      Li, Wantao; Bartzoudis, Nikolaos; Rubio Fernández, José; López Bueno, David; Montoro López, Gabriel; Gilabert Pinal, Pere Lluís (Institute of Electrical and Electronics Engineers (IEEE), 2022)
      Comunicació de congrés
      Accés restringit per política de l'editorial
      This paper focuses on the FPGA implementation of a slew-rate reduction (SR) shaping function for envelope tracking (ET) power amplifiers (PAs). The SR envelope has been proved effective to trade-off power efficiency and ...
    • System-level power & energy estimation methodology and optimization techniques for CPU-GPU based mobile platforms 

      Rethinagiri, Santhosh Kumar; Palomar Pérez, Óscar; Arias Moreno, Juan; Yalcin, Gulay; Unsal, Osman Sabri; Cristal Kestelman, Adrián (Institute of Electrical and Electronics Engineers (IEEE), 2015)
      Text en actes de congrés
      Accés restringit per política de l'editorial
      Due to the growing computational requirements of mobile applications, using a heterogeneous Multiprocessor System-on-Chip becomes an incontrovertible solution to meet the service requirements. Today, Electronic System-Level ...
    • Trade-offs between time and memory in a tighter model of CDCL SAT solvers 

      Elffers, J.; Johannsen, Jan; Lauria, Massimo; Magnard, Thomas; Nordström, Jakob; Vinyals, Marc (2016)
      Text en actes de congrés
      Accés obert
      A long line of research has studied the power of conflict- driven clause learning (CDCL) and how it compares to the resolution proof system in which it searches for proofs. It has been shown that CDCL can polynomially ...
    • VPPET: virtual platform power and energy estimation tool for heterogeneous MPSoC based FPGA platforms 

      Rethinagiri, Santhosh Kumar; Palomar Pérez, Óscar; Arias Moreno, Francisco Javier; Unsal, Osman Sabri; Cristal Kestelman, Adrián (Institute of Electrical and Electronics Engineers (IEEE), 2014)
      Text en actes de congrés
      Accés restringit per política de l'editorial
      Using low-power symmetric multi-cores on FPGAs are becoming ubiquitous in embedded computing. This is due to the emergence of power and energy as key design metrics, as important as performance. This leads to the requirement ...