• Logic synthesis for manufacturability considering regularity and lithography printability 

      Machado, Lucas; Dal Bem, Vinicius; Moll Echeto, Francisco de Borja; Gómez Fernández, Sergio; Ribas, Renato P.; Reis, André Inácio (IEEE Computer Society Publications, 2013)
      Text en actes de congrés
      Accés restringit per política de l'editorial
      This paper presents a novel yield model for integrated circuits manufacturing, considering lithography printability problems as a source of yield loss. The use of regular layouts can improve the printability of IC layouts, ...
    • Transistor sizing analysis of regular fabrics 

      Marranghello, Felipe S.; Dal Bem, Vinicius; Reis, André Inácio; Ribas, Renato P.; Moll Echeto, Francisco de Borja (2011)
      Text en actes de congrés
      Accés obert
      This paper presents an extensive transistor sizing analysis for regular transistor fabrics. Several evaluation methods have been exploited, such as DC simulations, ring oscillators and single-gate open chain structures. ...