Exploració per autor "Alarcón Cot, Eduardo José"Més informacióMés informació

Ara es mostren els items 65-84 de 240

    • Data conversion in area-constrained applications: the wireless network-on-chip case 

      Abadal Cavallé, Sergi; Alarcón Cot, Eduardo José (Institute of Electrical and Electronics Engineers (IEEE), 2018)
      Text en actes de congrés
      Accés restringit per política de l'editorial
      Network-on-Chip (NoC) is currently the paradigm of choice to interconnect the different components of System-on-Chips (SoCs) or Chip Multiprocessors (CMPs). As the levels of integration continue to grow, however, current ...

    • Data relevance-aware dynamic sensing technique with battery lifetime guarantee for wireless sensor nodes 

      Arnaiz, David; Moll Echeto, Francisco de Borja; Alarcón Cot, Eduardo José; Vilajosana, Ignasi (Institute of Electrical and Electronics Engineers (IEEE), 2021)
      Text en actes de congrés
      Accés restringit per política de l'editorial
      Significant effort has been devoted to the development of dynamic monitoring techniques to exploit the temporal correlation among observations with the intention of improving the energy efficiency in wireless sensor nodes. ...

    • Dataflow-architecture co-design for 2.5D DNN accelerators using wireless network-on-package 

      Guirado Liñan, Robert; Kwon, Hyoukjun; Abadal Cavallé, Sergi; Alarcón Cot, Eduardo José; Krishna, Tushar (Association for Computing Machinery (ACM), 2021)
      Text en actes de congrés
      Accés obert
      Deep neural network (DNN) models continue to grow in size and complexity, demanding higher computational power to enable real-time inference. To efficiently deliver such computational demands, hardware accelerators are ...

    • Demonstration of ripple-based index for predicting fast-scale instability in switching power converters 

      Rodríguez Vilamitjana, Enric; Alarcón Cot, Eduardo José; El Aroudi, Abdelali (2009-05)
      Text en actes de congrés
      Accés obert
      In this paper a simplified model based on the exact discrete-time map of a buck switching power converter with proportional control, which captures all its dynamics, allows deriving a closed-form stability condition for ...

    • Desfasador sintonizable CMOS para aplicaciones de sintonía automática 

      Martínez García, Herminio; Vidal López, Eva María; Alarcón Cot, Eduardo José; Poveda López, Alberto (Comité Organitzador SAAEI, 2001)
      Text en actes de congrés
      Accés obert
      En este artículo se presenta el diseño e implementación de un desfasador con capacidad de sintonía mediante una tensión de control externa, que ofrece un desfase de π/2 a una frecuencia específica de interés. La utilización ...

    • Design and comparison of flipped active inductors with high quality factors 

      Saberkari, Alireza; Ziabakhsh, Soheil; Martínez García, Herminio; Alarcón Cot, Eduardo José (Institution of Electrical Engineers, 2014-05-19)
      Article
      Accés restringit per política de l'editorial
      A new design based on the flipped-structure for RF active inductors is presented. The conventional flipped-active inductor (FAI) composed of only two transistors is considered as a starting structure. However, it suffers ...

    • Design and implementation of a sliding-mode controller for digital low-dropout/linear regulators 

      Baheri, Javad; Saberkari, Alireza; Khorgami, Omid; Alarcón Cot, Eduardo José (2018-03-20)
      Article
      Accés obert
      This paper presents an approach to utilize of sliding-mode (SM) controller in digital low-dropout/linear regulators. Various design aspects, including the extraction of the regulator state-space model and sliding coefficients ...

    • Design and optimization of a polar satellite mission to complement the Copernicus System 

      Alarcón Cot, Eduardo José; Alvaro Sanchez, A.; Araguz López, Carles; Barrot, G.; Bou Balust, Elisenda; Camps Carmona, Adriano José; Cornara, Stefania; Gutiérrez Peña, Pedro Antonio; Lancheros Sepulveda, Estefany Maria; Lesne, O.; Llaveria Godoy, David; Lluch, I.; Males, Jan; Mangin, A.; Matevosyan, H.; Monge, A.; Narkiewicz, J.; Ourevitch, S.; Pierotti, S.; Pica, U.; Poghosyan, A.; Ruiz De Azúa Ortega, Juan Adrián; Hyuk, Park (Institute of Electrical and Electronics Engineers (IEEE), 2018-06-05)
      Article
      Accés obert
      The space industry is currently witnessing two concurrent trends: the increased modularity and miniaturization of technologies and the deployment of constellations of distributed satellite systems. As a consequence of the ...

    • Design guidelines for general-purpose payload-oriented nanosatellite software architectures 

      Araguz López, Carles; Marí, Marc; Bou Balust, Elisenda; Alarcón Cot, Eduardo José; Selva, Daniel (American Institute of Aeronautics and Astronautics (AIAA), 2018-01-01)
      Article
      Accés obert
      Despite their limited lifespan and reduced cost, nanosatellite missions have proved to be suitable platforms for Earth observation, scientific experiments, and technology demonstration. During the last years, the number ...

    • Design of broadband CNFET LNA based on extracted I-V closed-form equation 

      Saberkari, Alireza; Khorgami, Omid; Bagheri, Javad; Madec, Morgan; Hosseini Golgoo, Seyed Mohsen; Alarcón Cot, Eduardo José (2018-03-31)
      Article
      Accés obert
      A procedure of extracting a closed-form user-friendly I-V equation for short channel carbon nanotube field-effect transistors (CNFET) in the saturation region is presented by employing a relation between CNFET parameters ...

    • Design-oriented analysis of quantization-induced limit cycles in a multiple-sampled digitally controlled buck converter 

      Bradley, Mark; Alarcón Cot, Eduardo José; Feely, Orla (2014-04-01)
      Article
      Accés restringit per política de l'editorial
      Digital control of switching power converters is an area which has seen increased attention in recent years. However, quantization in the feedback loop from the analog-to-digital (A/D) converter and the digital pulse width ...

    • Designing CDIO capstone projects: a systems thinking approach 

      Alarcón Cot, Eduardo José; Bou Balust, Elisenda; Camps Carmona, Adriano José; Bragós Bardia, Ramon; Oliveras Vergés, Albert; Pegueroles Vallés, Josep R.; Sayrol Clols, Elisa; Marqués Acosta, Fernando (2013)
      Text en actes de congrés
      Accés obert
      Given the all-pervasiveness of Systems thinking -which consists of thinking about things as systemsas a way of reasoning, in this work we will describe its application to make an interpretation of how to conceive and ...

    • Diffusion-based channel characterization in molecular nanonetworks 

      Llatser Martí, Ignacio; Alarcón Cot, Eduardo José; Pierobon, M. (IEEE, 2011)
      Text en actes de congrés
      Accés restringit per política de l'editorial
      Nanotechnology is enabling the development of devices in a scale ranging from one to a few hundred nanometers, known as nanomachines. How these nanomachines will communicate is still an open debate. Molecular communication ...

    • Diffusion-based physical channel identification in molecular nanonetworks 

      Garralda, N.; Llatser Martí, Ignacio; Cabellos Aparicio, Alberto; Alarcón Cot, Eduardo José; Pierobon, Massimiliano (2011-12)
      Article
      Accés restringit per política de l'editorial
      Nanonetworking is an emerging field of research at the intersection of nanotechnology and communication networks. Molecular Communication (MC) is a bio-inspired paradigm, where nanonetworks, i.e., the interconnection of ...

    • Digital metasurface based on graphene: An application to beam steering in terahertz plasmonic antennas 

      Hosseininejad, Seyed Ehsan; Rouhi, Kasra; Neshat, Mohammad; Cabellos Aparicio, Alberto; Abadal Cavallé, Sergi; Alarcón Cot, Eduardo José (2019-06-25)
      Article
      Accés obert
      Metasurfaces, the two-dimensional counterpart of metamaterials, have caught great attention thanks to their powerful capabilities on manipulation of electromagnetic waves. Recent times have seen the emergence of a variety ...

    • Digitally programmable MOS resistive circuit 

      Alarcón Cot, Eduardo José; Martínez García, Herminio; Vidal López, Eva María; Poveda López, Alberto (Institution of Electrical Engineers, 2002-01)
      Article
      Accés restringit per política de l'editorial
      A mixed-signal cell is presented which operates as a digitally-controlled differential resistor and is suited to programmable continuous-time MOSFET-C filter applications. The cell is based on a digitally-controlled extension ...

    • Diseño e implementación de un convertidor DC/DC híbrido 

      Martínez García, Herminio; Conesa Roca, Alfons; Alarcón Cot, Eduardo José; Poveda López, Alberto (Universidad de Oviedo, 2006)
      Comunicació de congrés
      Accés obert
      El presente artículo muestra el diseño y realización práctica de una topología mixta o híbrida lineal–conmutada para convertidores de potencia DC/DC, formada por un regulador lineal de tensión y un convertidor conmutado ...

    • Diseño e implementación de un filtro MRC-C con sintonía automática on-chip 

      Martínez García, Herminio; Vidal López, Eva María; Alarcón Cot, Eduardo José; Poveda López, Alberto (Comité Organitzador SAAEI, 2001)
      Comunicació de congrés
      Accés obert
      En el presente artículo se describe el diseño e implementación de los lazos de sintonía (tanto del que fija la frecuencia central como del que fija el factor de calidad) de un filtro pasa-banda de tiempo continuo fully-balanced ...

    • Diseño Microelectrónico de Controladores para Convertidores Conmutados Continua-Continua 

      Alarcón Cot, Eduardo José (Universitat Politècnica de Catalunya, 2000-01-17)
      Tesi
      Accés obert

    • Double-frequency buck converter as a candidate topology for integrated envelope elimination and restoration applications in power supply of RFPAs 

      Saberkari, Alireza; Shirmohammadli, V.; Martínez García, Herminio; Alarcón Cot, Eduardo José (2015-09-17)
      Article
      Accés obert
      This paper proposes the use of double-frequency (DF) buck converter architecture consisting of a merged structure of high and low frequency buck cells as a candidate topology for envelope elimination and restoration (EER) ...