DSpace DSpace UPC
 Català   Castellano   English  

E-prints UPC >

Llistant per Autor Pons Solé, Marc

Saltar a: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
O introdueix les primeres lletres:   
Ordenar per: En ordre: Resultats/Pàgina Autors/Registre:
Mostrant resultats 1 a 10 de 10
Vista preliminarDataTítolAutor(s)
2011Design of complex circuits using the via-configurable transistor array regular layout fabricPons Solé, Marc; Moll Echeto, Francisco de Borja; Rubio Sola, Jose Antonio; Abella Ferrer, Jaume; Vera Rivera, Francisco Javier; González Colás, Antonio María
TRDDOCT-06-0001.pdf.jpgjun-2006Energy macro-model for on chip interconnection busesMendoza Vázquez, Raymundo; Pons Solé, Marc; Moll Echeto, Francisco de Borja; Figueras, Joan
dtis07ieee-12-final.pdf.jpgjul-2007Error probability in synchronous digital circuits due to power supply noiseMartorell Cid, Ferran; Pons Solé, Marc; Rubio, Antonio; Moll Echeto, Francisco de Borja
2011Fast time-to-market with via-configurable transistor array regular fabric: A delay-locked loop design case studyGonzález Colás, Antonio María; Pons Solé, Marc; Barajas Ojeda, Enrique; Mateo Peña, Diego; López González, Juan Miguel; Moll Echeto, Francisco de Borja; Rubio Sola, Jose Antonio; Abella Ferrer, Jaume; Vera Rivera, Francisco Javier
FOCSI.pdf.jpg9-jun-2009FOCSI: A new layout regularity metricPons Solé, Marc; Moll Echeto, Francisco de Borja; Rubio Sola, Jose Antonio; Abella Ferrer, Jaume; Vera Rivera, Francisco Javier; González Colás, Antonio María
A2L-C2.pdf.jpgjun-2007Power supply noise and logic error probabilityAndrade Miceli, Dennis Michael; Martorell Cid, Ferran; Pons Solé, Marc; Moll Echeto, Francisco de Borja; Rubio, Antonio
marc_pons.pdf.jpg2009Variations-aware circuit designs for microprocessorsPons Solé, Marc
Variations-aware....pdf.jpg2010Variations-aware circuit designs for microprocessorsPons Solé, Marc; Moll Echeto, Francisco de Borja; Abella Ferrer, Jaume
VLSISOC2010_CR.pdf.jpg2010VCTA: A Via-Configurable Transistor Array regular fabricPons Solé, Marc; Moll Echeto, Francisco de Borja; Rubio Sola, Jose Antonio; Abella Ferrer, Jaume; Vera Rivera, Francisco Javier; González Colás, Antonio María
VCTA_DFM&Y2007.pdf.jpgoct-2007Via-configurable transistor array: a regular design technique to improve ICs yieldPons Solé, Marc; Moll Echeto, Francisco de Borja; Rubio, Antonio; Abella Ferrer, Jaume; Vera Rivera, Francisco Javier; González Colás, Antonio María
Mostrant resultats 1 a 10 de 10

 

Valid XHTML 1.0! Programari DSpace Copyright © 2002-2004 MIT and Hewlett-Packard Comentaris
Universitat Politècnica de Catalunya. Servei de Biblioteques, Publicacions i Arxius