DSpace DSpace UPC
 Català   Castellano   English  

E-prints UPC >

Llistant per Autor Moll Echeto, Francisco de Borja

Saltar a: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
O introdueix les primeres lletres:   
Ordenar per: En ordre: Resultats/Pàgina Autors/Registre:
Mostrant resultats 1 a 20 de 35
 següent >
Vista preliminarDataTítolAutor(s)
2011A new probabilistic design methodology of nanoscale digital circuitsGarcía Leyva, Lancelot; Calomarde Palomino, Antonio; Moll Echeto, Francisco de Borja; Rubio Sola, Jose Antonio
2013A single event transient hardening circuit design technique based on strengtheningCalomarde Palomino, Antonio; Amat Bertran, Esteve; Moll Echeto, Francisco de Borja; Rubio Sola, Jose Antonio
oct-1995Analysis and modelling of parasitic substrate coupling in CMOS circuitsAragonès Cervera, Xavier; Moll Echeto, Francisco de Borja; Roca Adrover, Miquel; Rubio Sola, Jose Antonio
DCIS2012_JPP.pdf.jpg2012Closed loop controlled ring oscillator: a variation tolerant self-adaptive clock generation architecturePérez Puigdemont, Jordi; Calomarde Palomino, Antonio; Moll Echeto, Francisco de Borja
erdiap_template.pdf.jpg2011Design guidelines towards compact litho-friendly regular cellsGómez Fernández, Sergio; Moll Echeto, Francisco de Borja; Rubio Sola, Jose Antonio; Elhoj, Martin; Schlinker, Guilherme; Woolaway, Nigel
2011Design of complex circuits using the via-configurable transistor array regular layout fabricPons Solé, Marc; Moll Echeto, Francisco de Borja; Rubio Sola, Jose Antonio; Abella Ferrer, Jaume; Vera Rivera, Francisco Javier; González Colás, Antonio María
TRDDOCT-06-0001.pdf.jpgjun-2006Energy macro-model for on chip interconnection busesMendoza Vázquez, Raymundo; Pons Solé, Marc; Moll Echeto, Francisco de Borja; Figueras, Joan
ErrorProbability.pdf.jpg2007Error probability in synchronous digital circuits due to power supply noiseMartorell Cid, Ferran; Pons, M; Rubio Sola, Jose Antonio; Moll Echeto, Francisco de Borja
dtis07ieee-12-final.pdf.jpgjul-2007Error probability in synchronous digital circuits due to power supply noiseMartorell Cid, Ferran; Pons Solé, Marc; Rubio, Antonio; Moll Echeto, Francisco de Borja
2011Fast time-to-market with via-configurable transistor array regular fabric: A delay-locked loop design case studyGonzález Colás, Antonio María; Pons Solé, Marc; Barajas Ojeda, Enrique; Mateo Peña, Diego; López González, Juan Miguel; Moll Echeto, Francisco de Borja; Rubio Sola, Jose Antonio; Abella Ferrer, Jaume; Vera Rivera, Francisco Javier
FOCSI.pdf.jpg9-jun-2009FOCSI: A new layout regularity metricPons Solé, Marc; Moll Echeto, Francisco de Borja; Rubio Sola, Jose Antonio; Abella Ferrer, Jaume; Vera Rivera, Francisco Javier; González Colás, Antonio María
des-2010Lithography aware regular cell design based on a predictive technology modelGómez Fernández, Sergio; Moll Echeto, Francisco de Borja
LithographyAwareRegularCell.pdf.jpg2010Lithography aware regular cell design based on a predictive technology modelGómez Fernández, Sergio; Moll Echeto, Francisco de Borja
2013Logic synthesis for manufacturability considering regularity and lithography printabilityMachado, Lucas; Dal Bem, Vinicius; Moll Echeto, Francisco de Borja; Gómez Fernández, Sergio; Ribas, Renato P.; Reis, André Inacio
1-feb-2014Measurements of process variability in 40-nm regular and nonregular layoutsMauricio Ferré, Juan; Moll Echeto, Francisco de Borja; Gómez Fernández, Sergio
DCIS2011_Perez_published.pdf.jpg2011Measuring the tolerance of self-adaptive clocks to supply voltage noisePérez Puigdemont, Jordi; Moll Echeto, Francisco de Borja; Cortadella Fortuny, Jordi
2011Monitor strategies for variability reduction considering correlation between power and timing variabilityMauricio Ferré, Juan; Moll Echeto, Francisco de Borja; Altet Sanahujes, Josep
des-2011New redundant logic design concept for high noise and low voltage scenariosGarcía Leyva, Lancelot; Andrade Miceli, Dennis Michael; Gómez Fernández, Sergio; Calomarde Palomino, Antonio; Moll Echeto, Francisco de Borja; Rubio Sola, Jose Antonio
6BD9240Bd01.pdf.jpgset-2002Noise generation and coupling mechanisms in deep-submicron IC'sAragonès Cervera, Xavier; González Jiménez, José Luis; Moll Echeto, Francisco de Borja; Rubio Sola, Jose Antonio
2013Novel redundant logic design for noisy low voltage scenariosGarcía Leyva, Lancelot; Calomarde Palomino, Antonio; Moll Echeto, Francisco de Borja; Rubio Sola, Jose Antonio
Mostrant resultats 1 a 20 de 35
 següent >

 

Valid XHTML 1.0! Programari DSpace Copyright © 2002-2004 MIT and Hewlett-Packard Comentaris
Universitat Politècnica de Catalunya. Servei de Biblioteques, Publicacions i Arxius