Exploració per tema "Computer storage devices -- Design and construction"
Ara es mostren els items 1-4 de 4
-
A Dynamically Adaptable Hardware Transactional Memory
(IEEE Computer Society Publications, 2010)
Text en actes de congrés
Accés obertMost Hardware Transactional Memory (HTM) implementations choose fixed version and conflict management policies at design time. While eager HTM systems store transactional state in-place in memory and resolve conflicts ... -
Hybrid transactional memory with pessimistic concurrency control
(2011-06)
Article
Accés restringit per política de l'editorialTransactional Memory (TM) intends to simplify the design and implementation of the shared-memory data structures used in parallel software. Many Software TM systems are based on writer-locks to protect the data being ... -
Interleaving granularity on high bandwidth memory architecture for CMPs
(IEEE Computer Society Publications, 2010)
Text en actes de congrés
Accés obertMemory bandwidth has always been a critical factor for the performance of many data intensive applications. The increasing processor performance, and the advert of single chip multiprocessors have increased the memory ... -
MFLUSH: handling long-latency loads in SMT on-chip multiprocessors
(IEEE Computer Society Publications, 2008)
Text en actes de congrés
Accés obertNowadays, there is a clear trend in industry towards employing the growing amount of transistors on chip in replicating execution cores (CMP), where each core is Simultaneous Multithreading (SMT). State-of-the-art ...