Combining Static and Dynamic Data Coalescing in Unified Parallel C

Michail Alvanos, Student Member, IEEE, Montse Farreras, Ettore Tiotto, José Nelson Amaral, Senior Member, IEEE, and Xavier Martorell, Member, IEEE

Abstract—Significant progress has been made in the development of programming languages and tools that are suitable for hybrid computer architectures that group several shared-memory multicores interconnected through a network. This paper addresses important limitations in the code generation for Partitioned Global Address Space (PGAS) languages. These languages allow fine-grained communication and lead to programs that perform many fine-grained accesses to data. When the data is distributed to remote computing nodes, code transformations are required to prevent performance degradation. Until now code transformations to PGAS programs have been restricted to the cases where both the physical mapping of the data or the number of processing nodes are known at compilation time. In this paper, a novel application of the inspector-executor model overcomes these limitations and allows profitable code transformations, which result in fewer and larger messages sent through the network, when neither the data mapping nor the number of processing nodes are known at compilation time. A performance evaluation reports both scaling and absolute performance numbers on up to 32768 cores of a Power 775 supercomputer. This evaluation indicates that the compiler transformation results in speedups between 1.15X and 21X over a baseline and that these automated transformations achieve up to 63% the performance of the MPI versions.

Index Terms—Unified Parallel C, Partitioned Global Address Space, One-Sided Communication, Performance Evaluation

1 INTRODUCTION

Maintaining the productivity of software with the growing complexity of parallel systems, is a significant concern for the developers. Parallel languages and programming models must provide simple means for developing applications that can run on parallel systems without sacrificing performance. A popular programming model for distributed systems is the Software Distributed Shared Memory systems (DSMs) [1], [2], [3]. Distributed Shared Memory (DSM) systems refer to a wide class of software and hardware implementations, in which each node of a cluster has access to shared memory in addition to each node’s non-shared private memory. However, most of the software DSM systems rely on the page-fault mechanism with page prefetching and often have poor performance on fine-grained communication [4]. PGAS languages, such as Unified Parallel C [5], Co-Array Fortran [6], Fortress [7], Chapel [8], X10 [9], and Titanium [10], extend existing languages with constructs to express parallelism and data distribution. These languages provide a shared-memory-like programming model, where the address space is partitioned and the programmer has control over the data layout.

Despite significant effort by the research community to make PGAS languages practical for parallel programming, the de facto programming model for distributed memory architectures is still the Message Passing Interface (MPI) [11]. One reason is that PGAS programs deliver scalable performance only when they are carefully tuned. Often, after initial coding, the programmer tunes the source code to produce a more scalable version. However, the reality is that, at the end of these modifications, the PGAS code resembles very much its MPI equivalent, often nullifying the ease-of-coding advantage of these languages. In the UPC language, the program accesses data using individual reads and writes to the shared space. In a distributed environment, this coding style translates into fine-grained communication, which has poor efficiency and hinders performance of PGAS applications [12].

To cope with the fine-grained communication that arises with the straightforward translation of fine-grained accesses to shared data on a distributed memory system, the research community proposed the coalescing of shared accesses to improve performance. However, existing solutions [12], [13], [14] have two important limitations. (i) They require the knowledge of physical data mapping at compile time. The programmer must specify the number of threads, the number of processing nodes, and the data distribution at compile time. (ii) The compiler can optimize shared
accesses when occurring inside work-sharing constructs such as `upc_forall` in UPC. However, passing the number of processing nodes as a compiler flag is not usually a practical solution because it requires different binaries for different number of processors. Moreover, a number of available UPC benchmarks are not using the `upc_forall` loop structure.

One example of large-scale parallel machines is the IBM® Power® 775 supercomputer [15] used for performance evaluation in this paper. This is a distributed-memory machine that features as many as 16384 32-Core compute nodes, connected using a two-level direct-connect interconnect topology that fully connects every element in each of the two level through a Hub chip [16]. Designed for 0.948 Teraflop/s peak performance per node, the machine is IBM’s answer for the DARPA’s High Productivity Computing Systems (HPCS) initiative.

This paper presents an optimization to reduce the impact of fine-grained accesses, through a combination of compile-time (static) and runtime (dynamic) coalescing techniques. The goal is to improve application performance without hindering its programmability. The dynamic coalescing, based on a modification of the inspector-executor technique [17], [18], [19], [20], is used to discover the affinity between accesses and data allocation in the absence of explicit compile-time affinity information, and thus to enable the runtime to coalesce fine-grained accessed. Contributions of this work include:

- A combination of static and dynamic coalescing techniques to increase communication efficiency, tolerate network latencies, and decrease runtime overhead. A demonstration that runtime and static coalescing can improve the performance of fine-grained accesses inside loops.
- A thorough quantitative performance study with a comparison of the proposed code transformations with a manually optimized versions of the benchmarks. The experimental evaluation indicates that the proposed tranformations can achieve from 15% up to 63% of the performance of the hand-tunned versions.
- An evaluation of the scalability of the UPC language using benchmarks with fine-grained communication using the PERCS architecture. The interconnection network limits the performance for certain data access patterns.

2 BACKGROUND

PGAS programming languages use the same programming model for local, shared and distributed memory hardware. The programmer sees a single, coherent, shared address space, where shared variables may be directly read and written by any thread.

The Unified Parallel C (UPC) language follows the PGAS programming model. It is an extension of the C programming language [21] designed for high-performance computing on large-scale parallel machines. UPC uses a Single Program Multiple Data (SPMD) model of computation in which the amount of parallelism is fixed at program startup time, typically with a single thread of execution per core. The UPC language can be mapped to either distributed-memory machines, shared-memory machines or hybrid: clusters of shared memory machines.

### Listings

#### Listing 1. Serial version of a stencil kernel.

```
void stencil_kernel()
{
    int i, j;
    for(i=1; i<N-1; i++)
    {
        for(j=1; j<N-1; j++)
        {
            OUT[i][j] = 0.25f * (IN[i-1][j] + IN[i+1][j]
                                 + IN[i][j-1] + IN[i][j+1]);
        }
    }
}
```

#### Listing 2. Parallel version of a stencil kernel.

```
void stencil_kernel()
{
    int i, j;
    upc_forall(i=1; i<N-1; i++; &OUT[i])
    {
        for(j=1; j<N-1; j++)
        {
            OUT[i][j] = 0.25f * (IN[i-1][j] + IN[i+1][j]
                                 + IN[i][j-1] + IN[i][j+1]);
        }
    }
}
```


```
#define B N*(N/THREADS)

void stencil_kernel()
{
    int i, j;
    upc_forall(i=1; i<N-1; i++; &OUT[i])
    {
        for(j=1; j<N-1; j++)
        {
            OUT[i][j] = 0.25f * (IN[i-1][j] + IN[i+1][j]
                                 + IN[i][j-1] + IN[i][j+1]);
        }
    }
}```
A better distribution of the shared data can be achieved through the use of layout modifiers. Listing 3 shows a distribution by rows, where each thread owns $n$ consecutive rows. Where $n = N/\text{THREADS}$ as specified by the \textit{[B]} blocking factor. In this case, non-local read memory accesses are reduced to $(2 \times N \times \text{THREADS})$ because only computation of positions in the boundary of each thread access remote data. But still one access per element is performed leading to fine-grained communication.

**Overheads of fine grain accesses**

When the physical data mapping is unknown at compile time and the programmer does not use the \textit{upc forall} loop structure, the compiler does not apply shared data coalescing or privatization optimizations. The compiler privatizes, or coalesces, shared data when there is affine information. Such information may be hard for the compiler to extract from the code without programmer assistance. Two problems arise from codes with fine-grained accesses to shared data: (i) low communication efficiency because of the use of small messages, and (ii) high overhead due to a large number of runtime calls created.

### 3 RELATED WORK

Optimizations for data coalescing using static analysis exist in Unified Parallel C [12], [14] and High Performance Fortran e.g. [13], [22], [23]. A compiler uses data and control-flow analysis to identify shared accesses to specific threads and creates a single runtime call to access the data from the same thread.

However, in the UPC language, most of the solutions proposed require that the programmer specifies the number of threads, the number of processing nodes, and the blocking factor at compile time. Therefore, a different binary file is needed for each thread combination. Also, in practice, UPC applications do not make extensive use of the parallel loop construct, which means that a substantial number of accesses are left unoptimized. The \textit{upc forall} loop structure provides the compiler the necessary information about which iterations will be executed from a thread and what data each thread is going to access. In contrast, we provide a generic approach for coalescing data accesses at runtime without knowledge of physical data mapping and without the necessity to use the parallel loop structure.

Chavarria-Miranda and Mellor-Crummey propose static coalescing with symbolic (dynamic) number of processes [13]. However, their approach requires the usage of the ON HOME directive, which implies affinity information to compute where the data belong. This approach is similar to the usage of the affinity expression in parallel loop structure in UPC.

Chen and Yellick use a similar approach [12]. In both cases the runtime aggregates and double buffers the data. There are three main differences: (a) First, their approach does not work well with loops. Thus, the amount of data aggregation is limited. In contrast, the solution described in this paper focuses on loops that contain fine-grained communication and achieves much better aggregation and overlapping of communication and computation. (b) Second, they have the dilemma of using pipeline versus aggregation. The new solution proposed here uses both because the runtime analyzes many more shared access. (c) Third, they have to block to analyze the addresses, to decide what approach is better, and to issue accesses. In contrast, the solution here always tries to overlap computation and communication.

Another approach to minimize the communication latency in the PGAS programming model is to split the issuing of shared accesses and the synchronization points. This approach is called either “split-phase communication” [24] or “scheduling” [22], [25], [26]. However, these approaches have limited opportunities within a loop structure because of the complexity of data flow analysis.

The inspector-executor strategy is a well-known optimization technique for global name space programs for distributed execution and it has been used [18] for global-address-space language, or language-targeted optimizations such as High Performance Fortran [19], [23], Titanium language [20], X10 [27], and Chapel [28]. The typical solution is for the inspector loop to analyze the communication pattern and for the executor loop to perform the actual communication based on the results of the analysis performed in the inspector loop. The new approach described in this paper applies a strip-mining transformation on the original loop to achieve better overlapping of communication with computation in the loop.

### 4 DESIGN

This section presents a new method for run-time and compile-time coalescing of fine-grain accesses when the number of threads is unknown at compile time.

#### 4.1 Runtime data aggregation

The goal is to identify remote fine-grain shared accesses and coalesce them together so that for each remote thread one coarser-grain communication transfers all the necessary data. Remote shared accesses will be collected, analyzed, coalesced, and fetched, ahead of time before the data is required. This process will happen at runtime when the physical data mapping is known.

This new method is based on the inspector-executor technique [17], [18], [19], which was re-architected for better performance and scalability. The inspector loop collects the shared addresses, then the runtime analyzes and aggregates them, and the executor loop
reads the data from local buffers to perform the actual computation. Figure 1 presents the transformation in the UPC language. However, the generic inspector-executor approach has two problems that this work addresses: (i) the pause issue: the execution of the actual program is paused to analyze shared accesses and to fetch corresponding data; (ii) the resource issue: the number of iterations of the loop may be so high that the memory requirements are increased to unacceptable levels.

To cope with these problems, the compiler strip-mines the main loop breaking the loop’s iteration space into smaller chunks of size prefetch factor (PF). The value of PF is chosen by the runtime to maximize benefit without exhausting the resources, thus solving the resource issue. To address the pause issue, the compiler skews the inspector loops by one block, creating a pipelining effect. The inspector loop collects the elements for the \((i+1)\)th block of iterations while the executor loop reads the coalesced data from a local buffer of the \(i\)th block of iterations. The compiler applies loop versioning and creates two loop variants: the transformed and the native. The runtime performs a profitability analysis and decides which version to execute. Figure 2 presents the transformed loop structure.

In the final step of the transformation the necessary runtime calls are inserted for collecting (_add_access), aggregating (_schedule), and recover from local buffers (_dereference) of shared accesses. Alvanos et al. described an earlier prototype and a preliminary evaluation of the runtime data aggregation in [29], [30].

4.2 Static coalescing

The goal of static coalescing is to coalesce shared accesses at compile time when the compiler can determine that the remote data belong to the same thread [31]. If the number of UPC threads is unknown at compile time, static coalescing is possible only when accessing members of shared structures that belong to the same thread. Therefore, the compiler applies the optimization when the program uses shared arrays with data structures.

Figure 3 exemplifies the static-coalescing transformation. The example program in Figure 3(a) shows a simple reduction of the \(a\) and \(c\) struct fields, from a shared array of structures written in UPC. Figure 3(b) presents the physical mapping of the shared array running with two UPC threads. The array is distributed cyclically among the UPC threads. Figure 3(c) presents the final code transformation. The transformation identifies that accesses to \(a\) and \(c\) struct fields come from the same thread. Thus, it generates the appropriate runtime call (_add_access_strided) in the inspector loop to pass along the information about the stride between these accesses and the number of elements to fetch. At runtime, the coalescing optimization fetches the \(a\) and \(c\) fields and places them in consecutive memory locations in the local buffer.

5 IMPLEMENTATION

The new code transformations are prototyped in the XLUPC compiler framework [32] that uses the IBM PGAS runtime [33]. The compiler contains additional optimizations for UPC and other languages, including C and C++. The compiler applies the loop transformations and inserts the calls between different parts of the loop structure. The runtime is responsible for the profitability analysis, keeping the list of shared accesses, message aggregation, and retrieving the data from local buffers.

5.1 The Static coalescing algorithm

The implementation of the algorithm requires additional compiler analysis between shared references and runtime modifications. Algorithm 1 outlines the compiler’s static analysis. First, the compiler analyzes the shared accesses that are fields of shared structures. The analysis classifies the shared addresses into buckets containing compatible shared addresses (line 6). A shared reference is compatible with a bucket when
the containing shared references use the same base symbol (array), the same array index, the same element access size, but different offset into the structure. If there are no compatible buckets, a new bucket is created for the shared reference (line 14). Finally, the analysis sorts the shared references during the addition to the bucket, based on the local offset. For each bucket the compiler inserts the dereference call on the first occurrence of a shared reference of the bucket and replaces each shared reference with the local buffer, by increasing the index of the local buffer based on the order of shared references.

Algorithm 2 presents the insertion of _sched_deref calls. For each bucket, the compiler inserts the dereference call on the first occurrence of a shared reference of the bucket and replaces each shared reference with the local buffer, by increasing the index of the local buffer based on the order of shared references.

---

### 5.2 Local data-access transformation

One of the key code transformations performed by the runtime system is to create an efficient access to shared data that belong to the same UPC thread. The runtime system identifies and ignores local shared accesses, thus avoiding the overhead of unnecessary analysis. The runtime system returns a pointer to the local data in the dereference calls to avoid memory copies. However, the static coalescing code transformation described in Section 5.1 requires symmetrical physical data mapping between the buffers. Thus, a constraint of that transformation is violated by accesses to local shared data because such accesses

---

**Algorithm 1:** Analysis of shared references.

```plaintext
1: RefList ← collectSharedReferences();
2: BucketRefList ← ∅;
3: for each shared mem ref R_s in RefList do
4:     isInserted ← FALSE;
5: for each shared Bucket bck_s in BucketRefList do
6:     if R_s is compatible with Bck_s then
7:         Bck_s.Add(R_s);
8:     isInserted ← TRUE;
9:     break;
10: end if
11: end for
12: if isInserted = FALSE then
13:     Bck_s ← newShrReferenceBucket();
14:     Bck_s.Add(R_s);
15:     BucketRefList.Add(Bck_s)
16: end if
17: end for
```

**Algorithm 2:** Insertion of dereference calls.

```plaintext
1: for each Shared Bucket bck_s in BucketRefList do
2:     R_base ← bck_s.getBaseSharedReference();
3:     stmt_s ← innerloop_s.findLocation(R_base);
4:     innerloop_s.smart.Add(buffer = _sched_deref, &index);
5: for each shared mem ref R_s in bck_s do
6:     stmt_s ← _SHARED_STATEMENT( R_s );
7:     for each statement stmt in innerloop do
8:         if stmt = stmt_s then
9:             innerloop.Replace(stmt, buffer[index]);
10: end if
11: end for
12: index ← index + 1;
13: end for
14: stmt_s ← innerloop_s.findLocation(R_base);
15: innerloop_s.smart.Add(buffer = _sched_deref);
16: for each shared mem ref R_s in bck_s do
17:     stmt_s ← _SHARED_STATEMENT( R_s );
18:     for each statement stmt in epilogloop do
19:         if stmt = stmt_s then
20:             epilogloop.Replace(stmt, buffer[index]);
21:         end if
22:         index ← index + 1;
23:     end for
24: end for
25: end for
```
have different memory mapping, in contrast with the prefetched buffers that contain only the prefetched elements.

However, the actual location of data is known at runtime. Therefore, this problem is solved by modifying the _schedule_deref runtime call to return the stride between the accesses. Figure 4 presents the generated code and a part of the dereference call in the runtime. In this example the distance between the fields is four bytes. The runtime sets the stride when the data are prefetched and stored in local buffer. On the other hand, the runtime returns a pointer to local data and does not change the default stride between elements (eight in the example), when the shared data are local. The compiler generates code for accessing different fields of the structure by multiplying the relative offset based on the order of shared references.

5.3 Runtime support

In providing functionality for these new transformations, the runtime system: (a) decides if the transformation is profitable, (b) stores information for the shared references, (c) analyzes the shared references and tries to coalesced them, and finally (d) retrieves the data from the local buffers.

The first task is to decide whether the loop transformation is beneficial and to calculate a prefetch factor (Algorithm 3). If there is a single PGAS node (line 1) the runtime executes the unmodified version of the loop. The unoptimized loop does not use network communication: the runtime uses simple loads and stores (memcpy) to transfer the data. The overhead of using thread communication is lower than the overhead of the scheduling optimization, which requires keeping information about shared accesses and analyzing them. The algorithm sets an upper limit to the number of iterations that can be prefetched to avoid overconsumption of memory resources (line 5).

The runtime calculates the prefetch factor by dividing the upper limit by the number of shared elements. The prefetch factor must be the minimum between the upper bound minus one, and the calculated prefetch factor. Using the upper bound minus one ensures that the program will enter at least one time in the main loop. If the prefetch factor is less than two, then the original version is used.

The second task of the runtime is to collect and store information about shared accesses in the inspector loops. For each shared access the runtime stores information about the shared variable, the offset, the blocking factor (BF), element size (ES) and the remote thread. For each pair of variables and UPC thread the runtime inserts an entry on a hash table. On each entry of this hash table the runtime maintains an array of the offsets. The coalescing algorithm requires an additional library call for the inspector loops to support the collection of the shared references. The new library call has two additional arguments: the stride and the number of elements.

The third task is to analyze, coalesce and prefetch shared accesses. The runtime first sorts the collected offsets using the quicksort algorithm, removes duplicates, and prepares the vector of offsets to fetch. There are two reasons for sorting and removing duplicates from the offset list. First, the sorting makes the translation from shared index to local index for the buffer in the executor loops faster because a binary search is used. Second, removing duplicates decreases the transfer size in applications that have duplicates, such as stencil computation. Finally, the runtime prepares a vector of offsets to fetch data.

The final task is the data retrieval from the local buffers. The runtime returns a pointer to the local buffer and sets the proper index value. Internally the runtime first tries to calculate the index value

![Algorithm 3](Algorithm_3.png)

---

This is the author's version of an article that has been published in this journal. Changes were made to this version by the publisher prior to publication. The final version of record is available at [http://dx.doi.org/10.1109/TPDS.2015.2405551](http://dx.doi.org/10.1109/TPDS.2015.2405551)
5.4 Resolving Data Dependencies

Listing 4. Example of possible pointer aliasing.

In a parallel loop with references and assignments using shared pointers the compiler may not be able to figure out the data dependencies and it would assume alias dependencies between the shared pointers. An example of this case is a loop that has references and assignments using shared pointers and without any information about the shared arrays. In this case, the compiler cannot determine the dependencies and assumes that there are dependencies between the shared pointers. Listing 4 presents an example of possible alias dependencies: the compiler is unable to determine if there is an overlap between the ptr1 and ptr2 pointers.

To keep memory consistent, the shared write call in the runtime has been modified to include an additional argument flag that notifies the runtime to make additional checks for outstanding transfers. The compiler sets this flag to true if there is an overlapping between shared addresses or if the compiler fails to detect the alias dependencies. When handling stores to shared data, the runtime has to consider three different cases:

- There is no overlapping between stores and prefetched shared data. In this case, the runtime does not execute any additional code.
- The runtime has prefetched the shared data to the local buffer and there is shared store that targets the prefetched data. The runtime issues the store of the remote shared data and updates the local buffer to maintain the consistency.
- There are stores on shared data that the runtime transfer to the local buffer. In this case the runtime waits for the transfer to complete and then overwrites the prefetched data.

Figure 5 presents the user’s code and the runtime implementation. The compiler sets the variable up-date_local if it fails to determine the dependencies between variables.

6 EXPERIMENTAL EVALUATION

This experimental evaluation assesses the effectiveness of the runtime data aggregation and static coalescing optimizations. Five code-generation strategies are compared using micro benchmarks and actual applications running on a computer with over 32000 cores.

6.1 Comparing Code-Generation Strategies

The evaluation compares five different code-generation strategies. Each strategy leads to a different executable binary for each benchmark. Some strategies are not applicable for all the benchmarks.

- **Baseline**: compiled with a dynamic number of threads and the inspector-executor optimization disabled. In the absence of information about the physical mapping of data, code transformation is limited to privatization of some shared accesses inside upc_forall loops.
- **Aggregation**: the compiler applies the runtime data-aggregation code transformation that prefetches and coalesces shared references at runtime (presented in section 4.1).
- **Aggregation + Coalescing**: perform static coalescing (presented in section 4.2) in addition to the runtime data aggregation.
- **Hand-optimized**: loops are manually strip mined to use coarse-grained communication and manual pointer privatization. This version also uses collective communication mechanisms whenever possible.
- **MPI**: uses coarse-grained communication and collective communication whenever possible.

6.2 Experimental Platform

This evaluation uses the IBM® Power® 775 supercomputer [15] to evaluate the optimization. It uses 1024 nodes with 32 POWER7® [34] cores on each node, running at 3.856 GHz, totalling 32768 cores. The POWER7 processor has 32-KByte instruction and 32-KByte L1 data cache per core, 256-KByte second-level cache per core, and a 32-MByte third-level cache shared per chip. Each core is equipped with four SMT threads and 12 execution units. The size of the available main memory is 128 GBytes. The machines are grouped in drawers consisting of eight nodes. Four drawers are connected to create a SuperNode (SN). The nodes are equipped with the POWER7 Hub chip interconnect [16] for communication. The Hub chip is connected with the four POWER7 chips using four links, of 24GB/s each. The Hub chip contains seven links for intra-drawer communication, 24 links for intra-SuperNode communication, and 16 links for inter-SuperNode communication.

6.3 Experimental Methodology

All runs use one process per UPC thread and schedule one UPC thread per POWER7 core. The upper limit for the number of iteration to prefetch (MAX_FETCH)
is 4096. Each UPC thread communicates with other UPC threads by using the network interface or inter-process communication. UPC threads are grouped in blocks of 32 per node and one UPC thread is bound to each core. Each benchmark runs five times and the average of execution times is reported. Furthermore, we always execute one iteration of the optimized loop before the actual measurement, to warm-up the internal structures of runtime. In all cases the variation in execution time is less than 5%.

### 6.4 Benchmarks and Datasets

The optimizations described in this paper aim at benchmarks that contain fine-grained accesses. **Microbenchmarks:** The microbenchmark is a loop that accesses a shared array of structures. There are four variations of the loop: (i) The loop accesses two consecutive array elements (stream like); (ii) The loop accesses two random elements of the array; (iii) The loop accesses four consecutive array elements (stream like); (iv) The loop accesses four random elements of the array. Listing 5 presents the (iii) variation.

```c
typedef struct data{ double var0; double var1; double var2; double var3; } data_t;
#define SIZE (1<<31)
shared data_t Table[SIZE];

double bench_stream_4_fields(){
    uint64_t i;
    double result0 = 0.0, result1 = 0.0;
    for (i=MTHREAD; i<SIZE-1; i+=THREADS){
        double result0 = Table[i+1].var0 + Table[i+1].var1;
        result1 = Table[i+1].var2 + Table[i+1].var3;
    }
    return result0 + result1;
}
```

**Listing 5. Microbenchmark kernel that reads four structure fields from a shared array.**

**Sobel:** The Sobel benchmark computes an approximation of the gradient of the image intensity function, performing a nine-point stencil operation [35]. In the UPC version the image is represented as a two-dimensional shared array and the outer loop is a parallel `upc_forall` loop. A different data set size is used for each number of UPC threads (weak scaling), starting from 32768×32768 as input image size in 32 UPC threads, up to 1048576×1048576 using 32768 UPC threads. The maximum allocated memory is 2 TBytes in 32768 UPC threads.

**Gravitational fish:** The gravitational UPC fish benchmark emulates fish movements based on gravity. The benchmark is an N-Body gravity simulation using parallel ordinary differential equations [36]. There are three loops in the benchmark that access shared data, one for the computation of acceleration between fishes, one for data exchange, and one for the new position calculation. Different data set size is used for different number of UPC threads, starting from 16384 objects for 32 processors until to 524288 for 32768 processors.

**WaTor:** The benchmark simulates the evolution over time of predators and preys in an ocean [37]. The ocean is represented by a 2-D matrix where each cell can either be empty or contain an individual: a predator or a prey. In each time step predators and preys can move or replicate themselves, after a certain time period, to closer cells. Preys and predators can move or replicate only to empty cells while predators can eliminate a neighbor prey or die for starvation. The movement of preys occurs in a random way. Each UPC thread is assigned 32 lines of the ocean and the task size remains constant between different number of UPC threads.

**Guppie:** The guppie benchmark performs random read/modify/write accesses to a large distributed array. The selected size of data is static and evenly distributed among different UPC threads.

**Mcop:** The benchmark solves the matrix chain multiplication problem [38]. Matrix chain multiplication is an optimization problem where, given a set of matrices, the problem is to find the most efficient way to multiply these matrices. The matrix data is distributed along columns and communication occurs in the form of accesses to elements on the same row and column.

Other benchmarks containing coarse-grain accesses have also been evaluated showing neither improvement nor degradation in performance because the algorithm returns without any modification on the program if unable to find opportunities for coalescing.
and other optimizations are applied [39].

7 EXPERIMENTAL RESULTS

First the performance of the proposed transformations on microbenchmarks helps understand the maximum speedup that can be achieved and the potential performance bottlenecks. Then the performance of real applications compared with manual code improvements and to MPI versions provide a realistic view of the potential of the proposed transformations. benchmarks. Finally, an analysis of bottlenecks and limitations — along with the costs in terms of code increase, compilation time, and execution time — points to directions for future improvements.

7.1 Microbenchmark Performance

In the stream-like microbenchmark the bandwidth increases linearly with the number of UPC threads — notice the log-log scale in Figure 6. The stream-like microbenchmark reads data from the neighbouring UPC threads. The runtime is able to create one entry in a hash table resulting in very low memory overhead. On average, 4096 elements were coalesced into a single message. The speedup for this stream-like benchmark is between 3.1x and 6.7x as shown in the dark bars of Figure 7(a). The slight increase in the achieved speedup for more than 16384 UPC threads is most likely due to higher latency and network contention.

When reading elements in random order, the speedup varies from 3.2x up to 21.6x. The combination of the inspector-executor and the static coalescing optimizations gives a speedup of 10% over the simple inspector-executor approach in stream-like workloads and around from 10% up to 25% for the random one.

Comparing the achieved speedup between reading two elements in streaming fashion, the differences are negligible (Figure 8(a)). The performance is predictable and coalescing four elements statically is slightly better compared with coalescing only two elements, with the exception of 8192 UPC threads. However, the impact of static coalescing when using four elements is more profound compared with the coalescing of only two elements (Figure 8(b)). This effect is due to the bad performance of the baseline version, thus causing the amplification of performance gain of the optimized versions. Moreover the aggregation version has better results when coalescing four elements compared with the two-element version because more shared references are aggregated in runtime.

The random-access benchmark achieves better bandwidth than the stream-like variation when the prefetching is enabled and the benchmarks runs with 256 or less UPC threads. The Hub Chip architecture explains this result. The Hub Chip has seven different links for connecting nodes on the same drawer. These links have unidirectional bandwidth of 3 GB/s point-to-point between cores with a maximum of 24 GB/s aggregated unidirectional bandwidth [40]. In the streaming benchmark only one of the threads in the node communicates with a neighbouring node and therefore only one of the Hub links is used, decreasing the maximum bandwidth that is available. In contrast, in the random case, all nodes may communicate, with the communication potentially going through the seven available links.

The performance gain (speedup) of the random access decreases while it remains constant in the stream-like benchmark. There are two reasons for this behaviour: (i) The number of coalesced messages, and (ii) the memory consumption of the runtime. The right-side vertical axis of Figure 7(b) is the number of coalesced messages. As expected, there is a correlation between the speedup and the aggregation of the messages. In the stream-like benchmark all shared accesses come from the neighbour thread, therefore the number of coalesced messages remains constant and is determined by the ratio between the number of iterations inspected, MAX_FETCH, and the prefetch factor. In this micro benchmark 1024 messages were coalesced. Assuming a uniform distribution, the number of random accesses that hit the same thread decreases with the number of threads to the minimum of one array entry that contains 4 shared accesses for each element of the structure. Figure 7(c) presents
Fig. 7. Achieved speedup for the two microbenchmark variations reading four fields in streaming and random fashion (left), speedup compared with the number of messages aggregated (middle), and speedup compared with the memory consumption of the runtime (right).

the correlation between memory consumption and the speedup. In the stream-like benchmark memory consumption is kept constant because all accesses come from the same thread and only one entry of the hash table is required while a random distribution leads to a more populated hash table and therefore memory consumption increases with the number of threads.

The decrease in performance for random reads when there are more than 1024 UPC threads — with or without prefetch — is due to the interconnection between supernodes. The network architecture has a two-level direct-connect interconnect topology that fully connects every element in each of the two levels. With only two levels in the topology, the longest direct route L-D-L (intra - inter - intra supernode) [15] has at most three hops (two L hops and one D hop). This interconnection architecture limits the performance of random accesses pattern when most of the traffic is routed through remote links.

Assuming a uniform traffic distribution for the random-access-pattern benchmark, how much of the traffic uses the remote D links?

The experimental machine uses eight inter-supernode (8D) links to communicate [41]. Let $S$ be the number of super nodes in the system. The number of links that each supernode has with other supernodes is $(S-1) \times 8$.

Each supernode has 32 nodes, and each node contains one Hub chip. Let $N_R$ be the average number of remote links for each node:

$$N_R = \frac{(S-1) \times 8}{32} = \frac{(S-1)}{4}$$

The experimental evaluation uses 32 UPC threads per node. Let $T_R$ be total number of UPC threads that use direct connection:

$$T_R = \frac{(S-1) \times 8 \times 32}{32} = (S-1) \times 8$$

Let $T_I$ be the total number of direct connections that a thread has inside the supernode. Let $D$ be the number of direct connections that a node has with other nodes inside the supernode. Let $I$ be the number of UPC threads in each node. All communication between these threads within a supernode are local. In this machine $D = 31$ and in this micro benchmark $I = 32$. Therefore $T_I = I \times D = 32 \times 31 = 992$.

Let $U$ be the number of UPC threads. The percentage of traffic that uses links with more than one hop is given by the following expression:

$$U - T_R - T_I - I$$

Table 1 presents the percentage of traffic that uses more than one hop. Using more than one hop, implies that the machine uses the slow remote links. Overall, the interconnection of the supernodes burdens the performance in random access patterns due to link saturation, with more than 1024 UPC threads.

### Table 1

<table>
<thead>
<tr>
<th>UPC threads</th>
<th>1-hop Link (%)</th>
<th>Links &gt; 1-hop (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1024</td>
<td>100 %</td>
<td>0 %</td>
</tr>
<tr>
<td>2048</td>
<td>50.39 %</td>
<td>49.61 %</td>
</tr>
<tr>
<td>4096</td>
<td>25.59 %</td>
<td>74.41 %</td>
</tr>
<tr>
<td>8192</td>
<td>13.18 %</td>
<td>86.82 %</td>
</tr>
<tr>
<td>16384</td>
<td>6.98 %</td>
<td>93.02 %</td>
</tr>
<tr>
<td>32768</td>
<td>3.88 %</td>
<td>96.12 %</td>
</tr>
</tbody>
</table>

#### 7.2 Applications Performance

Figure 9(a) presents the performance results for the Sobel benchmark in mega-pixel per second. The runtime data aggregation optimization achieves a performance gain between +10% and +90%. The relatively low performance gain compared with the microbenchmark and the gravitational fish benchmark, is due to good shared data locality. For example, only 1.6% of the shared accesses are remote, running with 2048 UPC threads. The Sobel benchmark communicates with the neighbouring UPC threads only in the start and in the end of the computation. The Aggregation
Objects/s Mpixel/s
400000 600000
40000 60000
4000 6000
400 60

Copyright (c) 2015 IEEE. Personal use is permitted. For any other purposes, permission must be obtained from the IEEE by emailing pubs-permissions@ieee.org.
FIG. 10. Performance numbers for the WaTor (a), Guppie (b), and Mcop (c) benchmarks for different versions.

FIG. 11. Normalized execution time breakdown of the benchmarks using 128 UPC threads.

(Ptr Arithmetic) translates the offset to the relative offset inside the local prefetched data.

The inspector loops take 31% and 18% of the execution time in the Sobel and gravitational fish benchmarks, respectively. The static coalescing optimization decreases the overhead from the inspector and the executor loops from 20% up to 30%. The trend is similar for the gravitational fish and WaTor benchmarks. Finally, the fish benchmark is hindered by the poor performance of the scheduling algorithm (Schedule) which is due to the all-to-all communication pattern.

7.4 Cost of the optimization

The final part of the evaluation examines the transformation cost in terms of (a) compile time increase, (b) code-size increase, and (c) runtime memory increase.

The increase in compilation time varies from 20% to 35%. The main reason for this increase is the loop replication and the rebuilding of data and control flows for the transformed loops. The factor that affects the compilation time the most is the number of shared accesses. Compiler inserts runtime calls for inspecting the elements and to use the data from the local buffers.

The code-size increase provides an insight about the glue code that the compiler generates. The transformation requires the creation of three additional loops and the strip mining of the main loop. Moreover, it includes some runtime calls to the end of inspecting and managing the shared accesses. The number of calls can be calculated using this equation:

\[
\text{number of calls} = \text{number of accesses} \times 4 \times \text{loops optimized} \times 6
\]

For example, in the Sobel benchmark, the compiler creates eight calls per inspector loop and eight calls per executor loop. Moreover, the compiler creates two calls for the _schedule, two for the _prefetch_reset, one for _prefetch_wait, and one for _prefetch_factor. Thus, the total number of calls are \(4 \times 4 \times 1 \times 6 = 32 + 6 = 38\). On average, each prefetched shared access can add up to 2000 bytes of additional code. The cost per call is higher in the Guppie benchmark because the compiler prefers only one element. On the other hand, MCop has the biggest increase because the compiler optimizes four different loops.

Finally, the optimization increases the memory requirements. The runtime keeps information about the shared accesses and uses local buffers to fetch data. Memory usage plays a key role in scaling to thousands of UPC threads thus its importance. To address this issue, the algorithm sets a maximum value for the prefetch factor which in turn limits the shared accesses that will be analyzed and therefore the memory footprint of the application. In the presented evaluation the prefetch factor limit was set to 2048, but it is configurable. In addition, the allocated memory for local buffers and metadata was limited to less than four MBytes to fit in the cache hierarchy.

8 CONCLUSIONS AND FUTURE WORK

This paper presents an optimization to reduce the latency of fine grain shared accesses and to increase the overall performance of programs written in the UPC language. The optimization combines code transformations and run-time support to coalesce remote
accesses at compile time and at run time. This new optimization is evaluated using two microbenchmarks and five benchmarks to obtain scaling and absolute performance numbers on up to 32768 cores of a Power 775 machine. Our results show that the compiler transformation results in speedups from 1.15X up to 21X compared with the baseline versions and that they achieve up to 63% of the performance of the MPI versions.

ACKNOWLEDGMENTS

George Almási and Ilie Gabriel Tanase supported the runtime development. Ioannis Manousakis, Ivan Tanasic, and Bo Wu provided valuable comments.

The researchers at Universitat Politècnica de Catalunya and Barcelona Supercomputing Center are supported by the IBM Centers for Advanced Studies Fellowship (CAS2012-069), the Spanish Ministry of Science and Innovation (TIN2007-60625, TIN2012-34557, and CSD2007-00050), the European Commission in the context of the HiPEAC3 Network of Excellence (FP7/ICT 287759), and the Generalitat de Catalunya (2009-SGR-980). IBM researchers are supported by the Defense Advanced Research Projects Agency under its Agreement No. HR0011-07-9-0002. The researchers at University of Alberta are also supported by the NSERC Collaborative Research and Development (CRD) program of Canada.

REFERENCES


Copyright (c) 2015 IEEE. Personal use is permitted. For any other purposes, permission must be obtained from the IEEE by emailing pubs-permissions@ieee.org.
Michail Alvanos Michail Alvanos has a PhD from the Universitat Politecnica de Catalunya. He was working as a resident student in the Programming Models research group at the Barcelona Supercomputing Center. He has been collaborating with the IBM Toronto Laboratory since 2010, working on static compilation optimizations for the XLUPC compiler. His research interests include parallel programming models and heterogeneous architectures. He received the MS degree in Computer Science from the University of Crete.

Montse Farreras Dr. Montse Farreras received her PhD degree in computer science at UPC (Universitat Politecnica de Catalunya) in 2008. She works as an associate professor at the same University, and she joined the Programming Models research line at BSC (Barcelona Supercomputing Center). In this research group she is conducting research about Parallel Programming Models for High Performance Computing (HPC), focusing on productivity, performance and scalability. She has been collaborating with the Programming Models and Tools for Scalable Systems group at IBM TJ Watson Research Institute since 2004, and contributed to the scalable Runtime System for the XLUPC compiler.

Ettore Tiotto Ettore Tiotto graduated "Summa Cum Laude" in Applied Physics from the University of Torino, Italy, in 1996. Ettore joined the IBM Toronto Laboratory in 1999, were he held several development positions within the static compilation technology team. His research interests include compilers, runtime systems, and programming languages. Since 2007 Ettore has participated in the ongoing research and development of a Unified Parallel C compiler (recipient of the High Performance Computing Challenge Class 2 Award). He currently leads the UPC compiler development team in the IBM Toronto Laboratory.

Jose’ Nelson Amaral José Nelson Amaral is a professor of Computing Science at the University of Alberta, Canada. He received a Ph.D. in Electrical and Computer Engineering from the University of Texas at Austin, in 1994, an M.E. from the Instituto Tecnológiaco de Aeronautica, Sao José dos Campos, SP, Brazil, and the B.E. from the Pontificia Universidad Catolica do Rio Grande do Sul (PUCRS), RS, Brazil. His current research interests include Compiler Design, Static Analysis, Feedback Directed Compilation, Computer Architecture, High-Performance Computer Systems, Transactional Memory and the application of learning methods to the design of compilers. Amaral has published extensively and has served in many program committees for international conferences. Amaral is a Senior Member of the IEEE and of ACM and a Distinguished Speaker for ACM.

Xavier Martorell Xavier Martorell received the M.S. and Ph.D. degrees in Computer Science from Universitat Politecnica de Catalunya (UPC) in 1991 and 1999, respectively. He has been an associate professor in the Computer Architecture Department at UPC since 2001, teaching on operating systems. His research interests cover the areas of parallelism, runtime systems, compilers and applications for high-performance multiprocessor systems. Since 2005 he is the manager of the team working on Parallel Programming Models at the Barcelona Supercomputing Center. He has participated in several European projects dealing with parallel environments (Nanos, Intone, POP, SARC, ACOTES). He is currently participating in the European HIPECAC Network of Excellence, and the ENCORE, Montblanc and DEEP european projects.