Operating Principle and Performance Optimization of a Three-Level NPC Dual-Active-Bridge DC-DC Converter

Alber Filba-Martinez, Student Member, IEEE, Sergio Busquets-Monge, Senior Member, IEEE, Joan Nicolas-Apruzesse, Member, IEEE, and Josep Bordonau, Member, IEEE

Abstract—Aiming to improve the performance features of conventional two-level dual-active-bridge (DAB) converters, this paper presents a three-level neutral-point-clamped (NPC) DAB dc-dc converter. A general modulation pattern is initially defined, the dc-link capacitor voltage balancing is analyzed in detail, and a proper balancing control is designed. Then, a set of decoupled optimization problems are formulated as a function of the available modulation degrees of freedom to minimize the predominant converter losses. Finally, a simple and practical specific modulation strategy is provided resembling the optimum solutions. The good performance of the proposed three-level NPC DAB converter operated with the proposed modulation strategy and voltage balancing control is verified through simulation and experiments. The capacitor voltage balancing can be guaranteed for all operating conditions. In addition, it is concluded that the multilevel topology provides benefits compared with the conventional two-level DAB converter.

Index Terms—Active neutral point clamped, bidirectional dc-dc converter, capacitor voltage balancing, dual active bridge, efficiency optimization, multilevel converter.

I. INTRODUCTION

The two-level (2L) dual active bridge (DAB) was originally presented in [1], and since then, the DAB and its variants (three phase, current fed, half-bridged DAB, etc) have been widely studied in the isolated bidirectional dc-dc conversion area [2], [3]. The original single-phase DAB configuration is composed by a high-frequency single-phase transformer where full-bridge 2L voltage-fed converters are located at the primary and secondary sides. In the conventional phase-shifted modulation (PSM), a square-wave voltage waveform is generated by each full bridge. These two voltages are phase shifted in order to transfer power between both dc links. The phase-shift angle magnitude and sign determine the transferred power magnitude and direction, respectively.

Let us define the dc conversion ratio as the primary-referred dc voltage gain, \( d = V_B/(V_A \cdot n) \), where \( V_A \) and \( V_B \) are the dc-link voltages and \( n \) is the transformer turns ratio.

When \( d = 1 \), PSM achieves zero-voltage switching (ZVS) in all switch turn-on transitions over the whole power range [1]. However, when \( d \neq 1 \), the transformer rms current increases significantly compared to the case \( d = 1 \) (for the same transferred power) and ZVS is limited to high powers, hence leading to higher conduction and switching losses, and lower efficiency, especially at low loads [4], [5].

Each DAB full bridge can also generate a zero transformer voltage, which represents two additional degrees of freedom (DoF) to improve the DAB efficiency. Several modulations have been defined taking advantage of these DoF.

References [5]–[7] present modulation strategies using only one of the above additional DoF in order to reduce the conduction losses (within transformer and semiconductor devices) and switching losses for \( d \neq 1 \). Switching losses are typically

II. NOMENCLATURE

\[ V_Z \] z-side dc-link voltage.
\[ V_{c,z1}, V_{c,z2} \] z-side capacitor voltages.
\[ v_z \] z-side transformer voltage.
\[ V_{z,h} \] Phasor of the \( h \)-th harmonic of \( v_z \).
\[ i_z \] z-side transformer current.
\[ I_{z,h} \] Component of the \( h \)-th harmonic of \( i_z \) in phase with the \( h \)-th harmonic of \( v_z \).
\[ i_{2,z,h} \] Component of the \( h \)-th harmonic of \( i_z \) in quadrature with the \( h \)-th harmonic of \( v_z \).
\[ n \] Transformer turns ratio.
\[ d \] Primary-referred dc voltage gain.
\[ L \] Transformer leakage inductance.
\[ f_s \] Switching frequency.
\[ t_b \] Blanking time.
\[ \alpha_{z11}, \alpha_{z22} \] z-side inner switching angles.
\[ \alpha_{z12}, \alpha_{z21} \] z-side outer switching angles.
\[ \alpha_{z1} \] Average value of \( \alpha_{z11} \) and \( \alpha_{z12} \).
\[ \alpha_{z2} \] Average value of \( \alpha_{z21} \) and \( \alpha_{z22} \).
\[ \Delta \alpha_{z, \text{min}} \] Minimum value of \( \alpha_{z2} - \alpha_{z1} \).
\[ \phi \] Phase shift between \( v_s \) and \( v_B \).
\[ P \] DAB transferred power.
\[ X_f \] Optimum \( \alpha_{z1}, \alpha_{z2} \), and \( \phi \) of function \( F_f \).
\[ X_{PSM} \alpha_{z1}, \alpha_{z2} \), and \( \phi \) of the conventional phase-shift modulation.

REFERENCES

[1] A. Filba-Martinez, S. Busquets-Monge, J. Nicolas-Apruzesse, and J. Bordonau are with the Department of Electronic Engineering, Technical University of Catalonia, 08028 Barcelona, Spain (e-mail: alber.filba@upc.edu; sergio.busquets@upc.edu; joan.nicolas@upc.edu; josep.bordonau@upc.edu).
reduced either by minimizing a suitably defined objective function or by extending the ZVS operating range.

References [4], [8], [9] present modulation strategies using both of the above additional DoF. This leads to improved results compared to the previous set of modulation strategies [4], [8]. For instance, [9] proposes a triangular current modulation and a trapezoidal current modulation (TRM-TZM), where the transformer current is actively shaped in order to gain zero-current switching transitions at low loads, which helps reducing the switching losses. On the other hand, [4] studies the minimum transformer rms current solution and the results reveal that the optimum modulation strategy tends to the triangular current modulation for low powers and PWM for high powers. For medium powers, a transitional modulation is defined.

A possible path to increase the available DoF to further improve the DAB performance is to introduce multilevel (ML) topologies in the DAB structure. Moreover, ML topologies [10] offer several additional advantages. On one hand, for a given power rating and semiconductor technology, they allow operating at higher dc voltages, which allows increasing the conversion efficiency. On the other hand, for a given dc-link voltage rating, they allow operating with lower-voltage-rated devices with better performance features, reduce both switching and conduction losses, reduce the total harmonic distortion of voltage and current waveforms, and improve the converter fault-tolerance capacity.

References [11]–[15] introduce three-level (3L) neutral-point-clamped-type legs into the DAB topology, but only [15] addresses the dc-link capacitor voltage balancing, which is a critical issue when the multiple voltage levels are generated through a simple series connection of capacitors. Reference [15] proposes a novel modulation and control scheme to achieve capacitor voltage balancing for the topology shown in Fig. 1, verified via simulation.

This paper is a revision and an extension of [15], including the following new contributions: the analysis of the effect of the transformer current harmonics into the capacitor voltage balancing, the optimization of the modulation strategy parameter values in order to minimize the converter losses, and the experimental verification of both the optimized modulation strategy and the capacitor voltage balancing control.

The paper is organized as follows. Section II presents the fundamentals of the modulation strategy. Section III presents the capacitor voltage balancing control, where the effect of the transformer current harmonics into the capacitor voltage balancing is discussed. Section IV presents the performance optimization study and proposes a practical solution for the modulation strategy parameters based on the results. Section V presents simulation and experimental results to verify the modulation and control performance, and Section VI outlines the conclusions.

II. MODULATION

Fig. 2 represents the two leg voltages of a full bridge made up of 3L legs in the most general case, assuming a single connection to the top and bottom voltage levels per switching cycle. To force that the average value of \( v_z \) equals zero (where \( z \in \{a, b\} \)), it is necessary that

\[
v_{C12} \cdot \delta_{12} - v_{C11} \cdot \delta_{11} - v_{C21} \cdot \delta_{21} = \text{constant}\]

This leaves us with 6 DoF (independent variables) in each converter full bridge (e.g., \( \delta_{21}, \delta_{22}, \delta_{23}, \delta_{24}, \delta_{25}, \phi_z \)) leading to a total of 13 DoF in the full converter when considering the phase-shift between \( v_a \) and \( v_b \). In this study, to force a symmetrical operation of both legs, it is set \( \delta_{24} = \delta_{15} \) and \( \delta_{25} = 360^\circ - (\delta_{21} + \delta_{22} + \delta_{23}) \), and \( \delta_{26} = \delta_{23} \). Four DoF remain in each converter full bridge (\( \delta_{21}, \delta_{22}, \delta_{23}, \phi_z \)) leading to a total of 9 DoF in the full converter when considering the phase-shift between \( v_a \) and \( v_b \). For convenience, the nine DoF are represented by a new set of independent variables \( (\alpha_{a01}, \alpha_{a02}, \alpha_{a11}, \alpha_{a21}, \alpha_{a001}, \alpha_{a002}, \alpha_{a11}, \alpha_{a22}, \phi_z) \), depicted in Fig. 3, where the switching angles boundary values are

\[
0^\circ \leq \alpha_{a11} \leq \alpha_{a12} \leq 90^\circ \\
0^\circ \leq \alpha_{a01} \leq \alpha_{a02} \leq 90^\circ.
\]

![Fig. 2. Analysis of maximum DoF in a 3L DAB.](image-url)
In Fig. 3, it is shown that with the proposed modulation scheme, a maximum of five-levels are generated in \( v_z \) voltage waveform. \( v_z \) has a fixed switching-state sequence \((v_a \text{ switching-state sequence can be seen on top of Fig. 3)}\). The switching states are represented as \((xy)_z\), where \(x, y \in \{1, 2, 3\}\) indicate the \(z\)-side dc-link point to which nodes \(z_2\) and \(z_3\) are connected, respectively.

Two out of the four DoF in each converter full bridge \((\alpha_{z11} - \alpha_{z12} \text{ and } \alpha_{z21} - \alpha_{z22})\) affect the capacitor voltage balancing and therefore have to be reserved for the capacitor voltage balancing control. The remaining two DoF \((\alpha_{z11} = (\alpha_{z11} + \alpha_{z12})/2 \text{ and } \alpha_{z21} = (\alpha_{z21} + \alpha_{z22})/2)\) can be used to optimize the converter performance. Under capacitor voltage balance, it should be typically verified that

\[
\begin{align*}
\alpha_{z11} &= \alpha_{z12} = \alpha_{z1} \\
\alpha_{z21} &= \alpha_{z22} = \alpha_{z2}.
\end{align*}
\]

As in the 2L DAB, the fundamental components of voltages \(v_a\) and \(v_b\) are phase shifted \(\phi\) degrees, hence building a current \(i_a\) in the leakage inductance \(L\) of the transformer. Assuming (2), the magnitude of \(\phi\) determines the amount of power being transferred and the sign of \(\phi\) determines the direction; i.e., for \(\phi > 0\) power flows from a-side to b-side and for \(\phi < 0\) the power flows in the opposite direction.

It should be noted that, in any case, \(v_z\) voltage waveform has odd symmetry \((v_z(\theta_z) = -v_z(-\theta_z))\). Assuming (2), \(v_z\) also presents half-wave symmetry and even-order harmonics are eliminated in \(v_a\), \(v_b\), \(v_h\), and \(i_a\) waveforms. Then, the transformer voltages and currents can be defined in terms of their different harmonics as

\[
\begin{align*}
v_z &= \sum_{h=1,3,5,...} \left[ ||V_{z,h}|| \cdot \sin(h \cdot \theta_a + \arg(V_{z,h})) \right] \\
i_a &= -n \cdot i_b = \sum_{h=1,3,5,...} \left[ ||I_{a,h}|| \cdot \sin(h \cdot \theta_a + \arg(I_{a,h})) \right]
\end{align*}
\]

where \(h\) is the harmonic number, \(V_{z,h}\) and \(I_{a,h}\) are the voltage and current harmonic \(h\) phasors,

\[
\begin{align*}
V_{a,h} &= V_a + j \cdot 0 \\
V_{b,h} &= V_b \left( \cos(h \cdot \varphi) - j \cdot \sin(h \cdot \varphi) \right) \\
V_{z,h} &= \frac{2V_z}{\pi h} \left[ \cos \left( h(90^\circ - \alpha_{z1}) \right) + \cos \left( h(90^\circ - \alpha_{z2}) \right) \right] \\
I_{a,h} &= (V_{a,h} - V_{b,h}/n) / X_{L,h} \\
I_{L,h} &= j(2\pi \cdot h \cdot f_s \cdot L),
\end{align*}
\]

\(|V_{z,h}|\) is the peak value of the amplitude of harmonic \(v_{z,h}\), \(Z \in \{A, B\}\), \(n\) is the transformer turns-ratio, and \(f_s\) is the switching frequency.

The transferred power considering a lossless system is

\[
P = \frac{1}{2} \sum_{h=1,3,5,...} ||V_{a,h}|| \cdot ||I_{a,h}|| \cdot \cos \left( \arg(V_{a,h}) - \arg(I_{a,h}) \right).
\]

If \(P > 0\), then power is transferred from a-side to b-side, and vice-versa if \(P < 0\).

The maximum power that can be transferred for a given \(V_A\) and \(V_B/n\), is defined by (5) when \(\alpha_{z1} = \alpha_{z2} = 90^\circ\). \(\forall z\), and \(\varphi = 90^\circ\).

Equations (3) to (5) are used in Section IV, considering all harmonics up to order \(h = 63\).

### III. Capacitor Voltage Balancing

Fig. 4 shows two examples of the capacitor voltage behavior under the absence of a closed-loop control. In Fig. 4(a) an initial a-side capacitor voltage unbalance is assumed and in Fig. 4(b) a small perturbation in a-side switching angles is introduced to account for switch and gate driver non-idealities (parameter dispersion, etc). Both cases lead to unacceptable capacitor voltage oscillations over long periods of time and even permanent unbalances that could destroy the devices due to an excessive blocking voltage, besides leading to non-optimal operating conditions. Therefore, a closed-loop capacitor voltage balancing control is required.

Capacitor voltage unbalance in voltage-source ML converters is an important issue [10] and many solutions have been proposed for modulations with high switching-to-fundamental frequency ratios. However, the proposed modulation does not...
fall into this category, and hence a new control scheme has to be designed.

A. Control Operating Principle and Control Scheme

The current injected into or drawn from the neutral point of the dc-link alters the ratio between the two dc-link capacitor voltages. This current is

\[ i_{2z} = S_{2z2} \cdot i_z - S_{2z1} \cdot i_z, \quad (6) \]

where \( S_{2z2} \) is equal to 1 when leg \( z_j \) is connected to dc-link point \( z_2 \), and 0 otherwise.

To preserve the capacitor balance, the total charge injected into the neutral point within a switching cycle has to be equal to zero.

Let us first consider the effect of the fundamental component of \( i_z \), as its amplitude is greater than each of the harmonic amplitudes. Current \( i_{z1} \) can be decoupled into a \( p_{z1} \) component, in phase with \( v_{z1} \) (the fundamental component of \( v_z \)), and into a \( q_{z1} \) component, in quadrature with \( v_{z1} \). This can be mathematically expressed as

\[ v_{z1} = V_{z1} \cdot \sin(\theta_z) \]
\[ i_{z1} = p_{z1} + q_{z1} = I_{z1}^p \cdot \sin(\theta_z) + I_{z1}^q \cdot \cos(\theta_z). \quad (7) \]

Currents \( p_{z1} \) and \( q_{z1} \) are depicted in Fig. 5, together with \( v_z \). The shaded areas in Fig. 5 represent the electrical charge injected into (positive sign) or drawn from (negative sign) the \( z \)-side dc-link neutral point by these currents. If (2) is verified (i.e., there is quarter-wave symmetry), the total charge injected into the neutral point by both currents is zero for a whole switching cycle. However, if a voltage unbalance exists, the inner (\( \alpha_{z11}, \alpha_{z12} \)) and outer angles (\( \alpha_{z11}, \alpha_{z12} \)) can be modified in order to inject or draw a non-zero charge during a switching cycle. This charge will only be provided by \( p_{z1}^p \) since the total charge injected by \( q_{z1}^q \) is zero thanks to the odd-symmetry of \( v_z \).

Fig. 6 shows the proposed control scheme for the capacitor voltage balancing. This control scheme modifies the initial switching angles (\( \alpha_{z11}, \alpha_{z12} \)) on a per-unit basis by means of control variable \( u_z \), resulting from the processing of error variable \( e_z \) by the compensator transfer function \( (K_z \cdot H_z(s)) \). Additional details can be found in [15].

B. Influence of the Transformer Current Harmonics on the Capacitor Voltage Balancing

Current \( i_z \) will typically contain non-negligible harmonics. Their effect on the capacitor voltage balancing needs to be
will never affect the capacitor voltage balancing. If in addition to odd symmetry, voltage $v_z$ presents half-wave symmetry (i.e., $v_z$ presents quarter-wave symmetry), then neither the $i_z$ fundamental component nor any harmonic will affect the capacitor voltage balancing. This can be verified in the case of the third harmonic presented in Fig. 7. When the capacitor voltage balance is lost, the control action will force that $v_z$ losses its half-wave symmetry, preserving only odd-symmetry. In this case, the in-phase fundamental component of $i_z$ and the in-phase component of all $i_z$ harmonics will introduce a non-zero charge into the neutral point, affecting the capacitor voltage balance. However, since the fundamental component amplitude is typically much larger than the harmonic amplitudes, it can be reasonably assumed that the fundamental component effect will be larger than the joint effect of all other harmonic currents. The presented control is based on this assumption. As an example, Fig. 8 presents the amplitude of the first harmonics of $i_z$ during a capacitor voltage balance recovery transient. All harmonic amplitudes always remain much lower than the fundamental component amplitude, and the proposed voltage balancing control operates well and is able to quickly recover the balance of a-side capacitor voltages without perturbing the balance of b-side capacitor voltages.

### IV. Performance Optimization

Five DoF are available to force the desired power transfer and optimize the converter performance: $\alpha_{a1}$, $\alpha_{a2}$, $\alpha_{b1}$, $\alpha_{b2}$, and $\varphi$. Variable $\varphi$ is typically determined by the output voltage closed-loop control and controls the power transfer. Therefore, simple closed-form expressions of $\alpha_{a1}$, $\alpha_{a2}$, $\alpha_{b1}$, and $\alpha_{b2}$ as a function of $\varphi$ that provided good performance in most cases would be highly desirable to define a general-purpose practical modulation that takes advantage of the available DoF. The final goal of this section is to propose such modulation pattern.

The main performance figure of the DAB converter is the efficiency. As shown in [16], [17], transformer copper losses and switch conduction and switching losses on the 2L DAB, represent an 80-90% of the total losses. It seems reasonable to assume that these losses are also predominant on the presented 3L DAB. Ideally, one would like to find out the values of the modulation parameters ($\alpha_{a1}$, $\alpha_{a2}$, $\alpha_{b1}$, $\alpha_{b2}$, and $\varphi$) that minimize the addition of all these losses on every converter working point, defined by $\{V_A, V_B, P\}$. However, this global optimum is strongly dependent on the constructive and operating parameters of the converter, which define different relative weights on the loss components.

In order to gain insight into the global optimization problem from a general perspective, it is decoupled into three simpler optimization problems. Three different objective functions that only depend on the transformer current values, one associated to conduction losses and the remaining two associated to switching losses, are defined. Each of the three optimization problems lead to a different optimal solution, but from the analysis of their common features, a set of practical closed-form expressions to obtain the modulation parameters for every operating point, providing good performance (in general), is finally proposed.
The proposed modulation and capacitor voltage balancing control can be applied with any leg topology functionally equivalent to a single-pole triple-switch bridge connected to any suitable set of semiconductor devices, operated at any voltage and current levels, and any switching frequency. However, for the sake of model simplicity and convenience in the experimental implementation, it will be assumed that legs $a_1$, $a_2$, $b_1$, and $b_2$ are implemented using 3L active neutral-point-clamped legs built upon metal-oxide semiconductor field-effect transistors (MOSFET) (Fig. 9). The legs are operated according to [18], which guarantees a blocking voltage of $V_Z/2$ on each switch.

A. Objective Function Associated to Conduction Losses

The conduction losses in the transformer windings and MOSFETs (mainly conducting through the MOSFET channel) are essentially proportional to the square of the transformer rms current, $I_{a_{\text{rms}}}$. Hence, in order to minimize these losses, objective function

$$F_1 = I_{a_{\text{rms}}} = \sqrt{\frac{1}{2} \sum_{h=1,3,5,...} ||I_{a,h}||^2}$$

is defined.

B. Objective Functions Associated to Switching Losses

In the topology of Fig. 9, the leg output terminal is connected to one of the three dc-link terminals or levels. In the transition between adjacent levels, some switches turn off and some others turn on. The switching losses will be concentrated on the first switch turning on or the last switch turning off, depending on the leg output-current direction. Let us designate as Type I the transitions where the losses are concentrated on a switch turning on (and on the associated turning-off diode), and Type II the transitions where the losses are concentrated on a switch turning off.

Regardless of the type of switching transition, in a first approximation, assuming ideal diodes and small parasitic drain-to-source capacitances, the energy lost in a transition between adjacent levels can be modeled as in [19].

$$E_{sw} = \frac{V_Z/2 \cdot I_{sw}^2}{2 \cdot s_i} + \frac{(V_Z/2)^2 \cdot |I_{sw}|}{2 \cdot s_v},$$

where $I_{sw}$ is the current being switched and $s_i$, $s_v$ are the current and voltage transition slopes, respectively, which are assumed to be constant during a transition and independent of $I_{sw}$ and $V_Z$.

With the previous assumptions, $E_{sw}$ is obtained as the addition of $I_{sw}^2$ and $I_{sw}^2$ with different weighting factors. These weighting factors are unknown because they depend on the specific device selection and other converter implementation details. Therefore, following the optimization problem decoupling approach explained above, two different switching-losses-related objective functions can be proposed: one involving the addition of $|I_{sw}|$ for all leg level transitions within a switching cycle and another one involving the addition of $I_{sw}^2$ for all leg level transitions within a switching cycle.

However, if real diodes are considered, the losses in Type I transitions increase due to diode reverse recovery. In addition, the losses in Type II transitions can be very small for small currents. Thus, this implies a higher penalty for Type I transitions compared to Type II. This is reflected in the final proposed objective functions

$$F_2 = \sum_{T_i} |I_{sw,1}| + K \cdot \sum_{T_i} |I_{sw,II}|$$

$$F_3 = \sum_{T_i} I_{sw,1}^2 + K \cdot \sum_{T_i} I_{sw,II}^2,$$

where $I_{sw,1}$ and $I_{sw,II}$ are equal to the transition current for Type I and Type II transitions, respectively, in each phase leg and within a switching cycle, and constant $K \in [0,1]$ is introduced in order to prioritize the minimization of Type I transition losses in front of Type II transition losses. A value of $K = 0.1$ will be considered throughout the paper.

C. Optimization Process

Objective functions $F_1$, $F_2$, and $F_3$ are minimized independently using the numerical computation algorithms provided by Matlab’s Global Optimization Toolbox. The optimization problems are

$$\min(F_f) = F_f(X_f),$$

where $f \in \{1, 2, 3\}$ and $X_f = \{x_{a1,1}, x_{a2,2}, x_{b1,3}, x_{b2,4}, \varphi\}$ is $F_f$ optimum solution at a given operating point defined by $V_A^\ast$, $V_B^\ast$, and $P^\ast$.

The constraint equations are

$$\begin{cases}
0^\circ \leq x_{a1} \leq x_{a2} \leq 90^\circ \\
0 \leq \varphi \leq 90^\circ \\
P = P^\ast
\end{cases}$$

The optimum $F_f$ switching angles $\left\{x_{a1,1}, x_{a2,2}, x_{b1,3}, x_{b2,4} \right\}$ for each working point, are presented in Fig. 10 as a function of $F_f$ optimum phase shift ($\varphi_f$). In all cases, $P$ increases monotonically and non-linearly as $\varphi$ increases.

The optimum switching angles present certain patterns that are similar among all $F_f$. First, in each $F_f$, a symmetry can be identified between a- and b-side optimum switching angles, that can be expressed as $\left\{x_{a1,1}, x_{a2,2} \right\} = x_{b1,3}, x_{b2,4})/4)$. Second, in all $F_f$ solutions, for $d \neq 1$, $x_{a1}$ begins at nearly $0^\circ$ and increases, whereas $x_{a2}$ begins at nearly $90^\circ$ and decreases.
Both angles present a trend change at approximately the same phase shift value \((\varphi_{z,th,f})\) in Fig. 10). Eventually, they both increase until reaching 90°. \(\varphi_{z,th,f}\) is equal to 0° when \(d = 1\), and increases as \(d\) departs from 1. For \(d > 1\), \(\varphi_{z,th,f} < \varphi_{b,th,f}\), and for \(d < 1\), \(\varphi_{a,th,f} > \varphi_{b,th,f}\).

It is interesting to note that for \(d = 1\) the optimum solution for \(F_1\) sets all switching angles to 90°, producing pure square voltage waveforms in \(v_a\) and \(v_b\) as in a conventional 2L DAB operated with PSM. This occurs because in this case, for a given transferred power value, maximizing the amplitude of \(v_a\) and \(v_b\) fundamental components minimizes the required transformer rms current value, therefore minimizing conduction losses. This is consistent with previous studies on the 2L DAB case [4].

D. Practical Solution

The optimal switching angles as a function of \(\varphi\) of the three formulated optimization problems shown in Fig. 10, present a common pattern, as discussed above. Fig. 11 aims to reproduce this pattern through the plot of the unlimited variables \(\{\alpha_{z1}, \alpha_{z2}\}_{PS}\). These are the switching angles defined by our proposed practical solution, which can be expressed as

\[
\{\alpha_{z1}\}_{PS} = \begin{cases} 
0^\circ + \frac{\alpha_{z,th}}{\varphi_{z,th}} \varphi, & \varphi < \varphi_{z,th} \\
90^\circ - \frac{\alpha_{z,th}}{90^\circ - \varphi_{z,th}} (\varphi - \varphi_{z,th}), & \varphi \geq \varphi_{z,th}
\end{cases}
\]

\[
\{\alpha_{z2}\}_{PS} = \begin{cases} 
\frac{90^\circ - \alpha_{z,th}}{\varphi_{z,th}} \varphi, & \varphi < \varphi_{z,th} \\
90^\circ - \frac{\alpha_{z,th}}{90^\circ - \varphi_{z,th}} (\varphi - \varphi_{z,th}), & \varphi \geq \varphi_{z,th}
\end{cases}
\]

where

\[
\varphi_{a,th} = K_{\varphi,th} \cdot \left[1 - 1/d^2\right] \\
\varphi_{b,th} = K_{\varphi,th} \cdot \left[1 - d^2\right] \\
\alpha_{z,th} = 90^\circ - K_{\alpha,th} \cdot \varphi_{z,th}
\]

and \(K_{\varphi,th}\) is a constant that forces a \(\varphi_{z,th}\) value close to \(\varphi_{z,th,f}\) in Fig. 10 for all the considered \(d\) values in the optimization process. To guarantee the converter capability to transfer maximum power, \(\varphi_{z,th}\) has to be limited to \(\varphi_{max} < 90^\circ\). From (14), it can be derived that for

\[
d \in \left(1 + \varphi_{max}/K_{\varphi,th}\right)^{-\frac{1}{2}}, \left(1 + \varphi_{max}/K_{\varphi,th}\right)^{\frac{1}{2}}
\]
then $\varphi_{x, th} \leq \varphi_{\text{max}}$. Otherwise, for $d$ values outside this range, the maximum value of $\varphi_{x, th} = \varphi_{\text{max}}$ will have to be enforced. For instance, if $K_{\varphi, th} = 50^\circ$, $K_{\alpha, th} = 0.2$, and $\varphi_{\text{max}} = 80^\circ$, the range defined in (15) is $d \in [0.62, 1.61]$. Fig. 10(d) presents the practical angle values for the previous set of practical solution parameter values, which provide a good approximation of the optimum solutions.

In practice, the required blanking time ($t_b$) between the turn-off of a switch and the turn-on of another in a switching transition, forces a minimum margin between $\alpha_{z,1}$ and $\alpha_{z,2}$, as defined as

$$\Delta \alpha_{z,\text{min}} = \alpha_{z,2} - \alpha_{z,1} = t_b \cdot f_s \cdot 360^\circ. \quad (16)$$

This restriction is illustrated in the limited $\{\alpha_{z,1}, \alpha_{z,2}\}_{PSM}$ in Fig. 11.

The above modulation strategy can be implemented into a single field-programmable gate array (FPGA) together with the capacitor voltage balancing control and the output dc-link voltage control.

E. Comparison of the Practical Solution and $F_1$, $F_2$, $F_3$

Optimum Solutions

To evaluate the suitability of the proposed practical solution, the value of the objective functions obtained with the unlimited practical solution, illustrated in Fig. 10(d), ($F_1(X_{PSM})$) are compared with the optimum values of the objective functions ($F_i(X_f)$) and with the values of the objective functions obtained when using the PSM in the present converter ($F_i(X_{PSM})$). These results are presented in Fig. 12 as a function of $P$. Solution $X_{PSM}, \forall d$, is the same as the practical solution for $d = 1$, shown in Fig. 10(d).

The base voltage, current, and power values are

$$V_{\text{base}} = V_n$$
$$I_{\text{base}} = V_n / (2\pi f_s \cdot L) \quad (17)$$
$$P_{\text{base}} = V_n^2 / (2\pi f_s \cdot L).$$

As it can be observed in Fig. 12(a), $F_1(X_{PSM})$ is very close to the minimum possible value ($F_1(X_1)$) and is lower than $F_1(X_{PSM})$, especially at low-to-medium powers. Only for very low powers, $F_1(X_{PSM})$ is not close to the minimum.

In Fig. 12(b), for low-to-medium powers, $F_2(X_{PSM})$ is greater than the minimum ($F_2(X_2)$) but significantly lower than $F_2(X_{PSM})$. These differences increase for $d << 1$ and $d >> 1$.

In Fig. 12(c), $F_3(X_{PSM})$ is very close to the minimum ($F_3(X_3)$) for the whole $d$ range, and lower than $F_3(X_{PSM})$ for $d \neq 1$ and low-to-medium powers.

In conclusion, the proposed practical solution is expected to achieve lower conduction and switching losses than PSM for low-to-medium powers when $d \neq 1$. Also, if in (9) $I_{inw}$ influence is higher than $|I_{sw}|$ influence due to constructive parameters of the converter, then the switching losses will be very close to the minimum. At high powers and also in all the power range for $d = 1$, both the practical and PSM solutions are close to or equal to the minimum possible conduction and switching losses.

V. SIMULATION AND EXPERIMENTAL RESULTS

Simulation and experimental tests have been carried out to prove the effectiveness of the proposed practical solution. A Matlab-Simulink lossless model of the converter in Fig. 1 is used to perform the simulations. All simulations assume $n = 1$ and $C_5 = 100 \, \mu F$. Fig. 13 presents the 3L DAB converter prototype used in the experiments, which is implemented using four 3L ANPC legs (Fig. 9) with 100 V - 20 A MOSFETs. The prototype is built with four-level boards where only the six required devices for 3L legs are populated. The control and modulation is implemented using dSpace processor board DS1006 and two synchronized dSpace digital waveform output boards DS5101 (each contains an FPGA). As the selected operating $f_s$ increases, the size of the required passive components (capacitors and transformer) decreases while switching losses increase. For the selected prototype devices, the $f_s$ value that represents a good trade-off solution, maximizing the converter power density, would be relatively high. However, due to control platform limitations, the experimental prototype in Fig. 13 has been designed to operate at $f_s = 10 \, \text{kHz}$, which
is the maximum $f_s$ that can be safely reached. The aim of the prototype is to allow an experimental proof of concept, in particular regarding the feasibility of achieving capacitor voltage balancing control.

In all simulations and experiments, a dc voltage source is connected across the a-side dc-link and a resistive load across the b-side dc-link. A simple proportional compensator has been used for the capacitor voltage balancing control presented in Fig. 6. A proportional-integral compensator has been used for the regulation of the load voltage $V_b$. All compensator parameters have been tuned through simulation and experiments to obtain an acceptable performance and stable behavior.

### A. Steady State Results

The converter is controlled at $f_s = 10\, \text{kHz}$ with the proposed limited practical solution presented in Section IV-D and $\Delta \delta_{\text{z, min}} = 2.52^\circ$, $\forall \, \text{z}$. The balancing control presented in Section III is also enabled. The steady-state behavior at two working points is analyzed: WP1 with $d = 1$ ($V_A = 100\, \text{V}$, $V_B = 100\, \text{V}$) and $\varphi = 60^\circ$; WP2 with $d = 1.5$ ($V_A = 80\, \text{V}$, $V_B = 120\, \text{V}$) and $\varphi = 30^\circ$. Fig. 14 presents the simulation results for the relevant voltage and current waveforms. It can be observed that both dc links have capacitor voltage balance, since $v_A$ and $v_B$ present voltage steps of equal amplitude. The red and green dots indicate when a transition is of Type I or Type II, respectively. Fig. 15 shows the experimental results for the same working points and conditions of Fig. 14. Both the simulation and experimental waveforms are in close agreement. Dc-link capacitor voltage balancing is also achieved.

Table I presents a comparison of the analytical, simulation, and experimental values of the three objective functions for both working points. The results are again fairly similar.

Fig. 16 compares the power loss ($P_{\text{loss}}$) and efficiency ($\eta$) of a 3L DAB operated with 100 V MOSFETs (FDPF3860T, on resistance $R_{\text{DS, on}} = 30\, \text{m}\Omega$) and the proposed modulation strategy from Section IV-D and a 2L DAB operated with 200 V MOSFETs (STF20NF20, $R_{\text{DS, on}} = 100\, \text{m}\Omega$) and two possible modulation strategies (PSM and TRM-TZM [9]). Only semiconductor device losses (conduction and switching) are considered and a wide operating range at $f_s = 100\, \text{kHz}$ is explored. The comparison has been performed combining simulation and experimental data. The system is simulated in MATLAB-Simulink. Conduction losses are then calculated from the simulated semiconductor current values and the datasheet $R_{\text{DS, on}}$ value. Switching losses are calculated from the simulated current values and the expression in (18). Coefficients $a$, $b$, and $c$ depend on the device, the type of switching transition, and the value of the blocking voltage $V_{\text{DS}}$. A suitable set of coefficient values for each different case has been obtained from the switch and diode energy loss during switching transitions experimentally measured using a double pulse board at different blocking voltages $V_{\text{DS}}$, over the full current range up to 16 A, and with a gate resistance $R_g = 6.6\, \Omega$. For example, Table II presents the value of these coefficients for the nominal $V_{\text{DS}}$ value that together with (18), approximate the experimentally measured losses (in both the switch and diode, at turn-on ($E_{\text{on}}$) and turn-off ($E_{\text{off}}$) transitions, involving one or two diodes ("1d", "2d")) with a coefficient of determination ($R^2$) higher than 90% for the switch and higher than 70% for the diode. Similar sets of coefficient values have been obtained for $V_{\text{DS}} = \{40, 44.5, 55, 60\, \text{V}\}$ for FDPF3860T and $V_{\text{DS}} = \{80, 89, 110, 120\, \text{V}\}$ for STF20NF20. For currents below 2 A, a simple linear regression has been applied to compute diode turn-off losses.

$$E_{\text{sw}} = a \cdot I_{\text{sw}}^2 + b \cdot |I_{\text{sw}}| + c \quad \text{[\mu J].}$$  (18)

It can be observed in Fig. 16 that both conduction and switching losses are lower in the 3L DAB case, leading to a higher efficiency.

Table III presents a comparison of the practical solution (PrS) and a global optimum (GO) obtained through the minimization of a function defined by the addition of all converter losses (PrS) and a global optimum (GO) obtained through the minimization of a function defined by the addition of all
semiconductor losses (conduction and switching) in the same conditions as in Fig. 16. The comparison is performed under nine working points. Although differences appear in some switching angles, the efficiency results are in general almost identical except for the cases with \( d \neq 1 \) and low power levels.

**B. Transient Results**

Fig. 17 and Fig. 18 present the experimental performance of the system, with the load-voltage \( V_b \) control enabled, under different transients: a step in \( V_b \) voltage reference (Fig. 17(a)), a step in the load (Fig. 17(b)), and a capacitor voltage balancing transient (Fig. 18). In Fig. 17, all controls perform satisfactorily, keeping the capacitor voltages balanced during the transients. In Fig. 18, an initial unbalance in \( v_{Cb1}, v_{Cb2} \) is forced disabling the b-side capacitor voltage balancing control and loading the b-side capacitors with two different resistance values. Once the b-side balancing control is enabled, the capacitor voltage balance is quickly recovered.

Further simulations results proving the effectiveness of the capacitor voltage balancing control can be found in [15].
VI. CONCLUSION

The presented paper constitutes a preliminary study to show the feasibility and potential advantages of replacing the 2L legs of the conventional DAB dc-dc converter by 3L legs, in any application where this converter is of interest. A 3L NPC DAB dc-dc converter has been proposed and studied. An effective modulation scheme with nine independent variables has been first defined. Four variables are employed to design a dc-link capacitor voltage balancing control. The remaining five variables are employed to control the power flow and minimize the predominant converter losses. The pattern of the optimum value of these last variables has been explored through the analysis of three decoupled optimization problems. Finally, simple and practical closed-form expressions of these modulation parameters have been provided, representing this modulation a good trade-off between pattern simplicity and accuracy of approximation to the three individual optimum solutions.

From the analytical, simulation, and experimental results, it is concluded that it is feasible to implement a DAB dc-dc converter from 3L NPC-type legs. The capacitor voltage balancing can be guaranteed for all operating conditions with the proper modulation and control. In addition, the ML topology provides benefits compared with the conventional 2L DAB converter; namely, an increase in the total dc-link voltage for a given semiconductor technology, the possibility of using lower-voltage-rated semiconductor devices with better performance figures for a given dc-link voltage, lower converter losses (especially for \( d \neq 1 \)), and lower transformer-current harmonic distortion which leads to lower magnetic losses. Since the topology only increases the number of semiconductors (not the overall size of the passive components storing energy), highly compact implementations can be envisioned, with a better loss spreading and reduced heat sink requirements, and the overall cost could be competitive if popular devices were used with good performance and low cost due to scale economies. However, the advantages obtained may or may not compensate the drawbacks (increased number of devices, increased control complexity, etc.) depending on the specific application. The optimum number of levels, representing a good trade-off between performance and practicability, will ultimately depend on the particularities of each specific application and the current state of the art in power semiconductor technology.

<table>
<thead>
<tr>
<th>( d )</th>
<th>( P [\text{W}] )</th>
<th>( \alpha_{a1} )</th>
<th>( \alpha_{a2} )</th>
<th>( \alpha_{b1} )</th>
<th>( \alpha_{b2} )</th>
<th>( \eta )</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>100</td>
<td>PrS</td>
<td>79.2°</td>
<td>90°</td>
<td>79.2°</td>
<td>90°</td>
</tr>
<tr>
<td></td>
<td>GO</td>
<td>79.2°</td>
<td>90°</td>
<td>76.6°</td>
<td>87.4°</td>
<td>99.2%</td>
</tr>
<tr>
<td>1</td>
<td>300</td>
<td>PrS</td>
<td>79.2°</td>
<td>90°</td>
<td>79.2°</td>
<td>90°</td>
</tr>
<tr>
<td></td>
<td>GO</td>
<td>79.2°</td>
<td>90°</td>
<td>79.2°</td>
<td>90°</td>
<td>98.95%</td>
</tr>
<tr>
<td>1</td>
<td>500</td>
<td>PrS</td>
<td>79.2°</td>
<td>90°</td>
<td>79.2°</td>
<td>90°</td>
</tr>
<tr>
<td></td>
<td>GO</td>
<td>79.2°</td>
<td>90°</td>
<td>79.2°</td>
<td>90°</td>
<td>97.68%</td>
</tr>
<tr>
<td>1.25</td>
<td>100</td>
<td>PrS</td>
<td>58.8°</td>
<td>87.6°</td>
<td>36.9°</td>
<td>87.6°</td>
</tr>
<tr>
<td></td>
<td>GO</td>
<td>79.2°</td>
<td>90°</td>
<td>43.3°</td>
<td>86.8°</td>
<td>99.31%</td>
</tr>
<tr>
<td>1.25</td>
<td>300</td>
<td>PrS</td>
<td>79.2°</td>
<td>90°</td>
<td>77.3°</td>
<td>88.1°</td>
</tr>
<tr>
<td></td>
<td>GO</td>
<td>79.2°</td>
<td>90°</td>
<td>66.2°</td>
<td>90°</td>
<td>98.58%</td>
</tr>
<tr>
<td>1.25</td>
<td>500</td>
<td>PrS</td>
<td>79.2°</td>
<td>90°</td>
<td>79.2°</td>
<td>90°</td>
</tr>
<tr>
<td></td>
<td>GO</td>
<td>79.2°</td>
<td>90°</td>
<td>79.2°</td>
<td>90°</td>
<td>97.44%</td>
</tr>
<tr>
<td>1.5</td>
<td>100</td>
<td>PrS</td>
<td>48.5°</td>
<td>80.8°</td>
<td>19.8°</td>
<td>86.8°</td>
</tr>
<tr>
<td></td>
<td>GO</td>
<td>79.2°</td>
<td>90°</td>
<td>26°</td>
<td>83.1°</td>
<td>99.19%</td>
</tr>
<tr>
<td>1.5</td>
<td>300</td>
<td>PrS</td>
<td>79.2°</td>
<td>90°</td>
<td>43.8°</td>
<td>82.9°</td>
</tr>
<tr>
<td></td>
<td>GO</td>
<td>79.2°</td>
<td>90°</td>
<td>54.4°</td>
<td>84.5°</td>
<td>98.09%</td>
</tr>
<tr>
<td>1.5</td>
<td>500</td>
<td>PrS</td>
<td>79.2°</td>
<td>90°</td>
<td>69.6°</td>
<td>80.4°</td>
</tr>
<tr>
<td></td>
<td>GO</td>
<td>79.2°</td>
<td>90°</td>
<td>66.6°</td>
<td>90°</td>
<td>96.9%</td>
</tr>
</tbody>
</table>

### TABLE III

**Comparison of Practical Solution and Global Optimun**

---

Fig. 17. Experimental results for \( v_{g1}, v_{g2}, v_{o1}, v_{o2}, \) and \( i_a \) with the proposed modulation in the following conditions: \( V_A = 100 \, \text{V}, f_1 = 10 \, \text{kHz}, K_{\phi, a} = 50, K_{\alpha, b} = 0.2, \Delta \alpha_{b, min} = 2.52^\circ, \) and capacitor voltage balancing control enabled. (a) Transient response for a step change in \( v_{g1} \) reference value from 100 V to 125 V (\( R_B = 132 \, \Omega \)). (b) Transient response for a step change in the load \( R_B \) from 132 Ω to 60 Ω.

Fig. 18. Experimental results for \( v_{g1}, v_{g2}, v_{o1}, v_{o2}, \) and \( i_s \) under a capacitor voltage balance recovery transient with the proposed modulation in the following conditions: \( V_A = 100 \, \text{V}, R_B = 132 \, \Omega, f_1 = 10 \, \text{kHz}, K_{\phi, b} = 50, K_{\alpha, b} = 0.2, \Delta \alpha_{a, min} = 2.52^\circ, \) and a-side capacitor voltage balancing control enabled.
REFERENCES


Alber Filiba-Martinez (S’13) was born in Mataró, Spain. He received the M.S. degree in electrical engineering in 2011 from the Technical University of Catalonia, Barcelona, Spain.

Since 2011, he has been a researcher in the Power Electronics Research Center of the Technical University of Catalonia, working in the design of power converters in collaboration with local companies.

In 2012, he began working in a Ph.D. degree in the field of bidirectional galvanically-isolated multilevel dc-dc converters, in the same research center.

Sergio Busquets-Monge (SM’11) was born in Barcelona, Spain. He received the M.S. degree in electrical engineering from the Technical University of Catalonia, Barcelona, in 1999, the M.S. degree in electrical engineering from Virginia Polytechnic Institute and State University, Blacksburg, in 2001, and the Ph.D. degree in electrical engineering from the Technical University of Catalonia in 2006.

From 2001 to 2002, he was with Crown Audio, Inc. He is currently an Associate Professor with the Department of Electronic Engineering, Technical University of Catalonia. His research interests include multilevel conversion and converter integration.

Joan Nicolas-Apruzzese (M’14) was born in Maracaibo, Venezuela. He received the M.S. (2008) and Ph.D. (2013) degrees in electrical engineering from the Technical University of Catalonia, Barcelona, Spain.

Since 2008, he has been a researcher in the Power Electronics Research Centre of the Technical University of Catalonia. His main research interests include power multilevel converters applied to electric vehicles and photovoltaic- and wind-energy systems.

Josep Bordonau (M’89) received the M.Sc. and the Ph.D. degrees in electrical engineering with honors from the Technical University of Catalonia, Barcelona, Spain in 1984 and 1990, respectively. He has been a Lecturer (1984), an Assistant Professor (1990), and an Associate Professor since 1991, in the Technical University of Catalonia. Currently, he is Director of the Power Electronics Research Center of the Technical University of Catalonia and the Education Director of the Iberia Office in KIC InnoEnergy. He has been active in more than 30 research projects with international institutions and companies, authoring more than 70 international journal and conference papers (h index 15). His main interest is in ac converters, multilevel technology, renewable energies, energy management systems, distributed generation systems, smart grids, and electric/hybrid vehicles.

Dr. Bordonau is a member of the IEEE Technical Committee in Distributed Generation and Renewable Energy Systems.