N-type emitters passivation through antireflective phosphorus doped a-SiC$_x$N$_y$:H(n) stacks

A. Orpella, S. Blanqué, V. Roiai, I. Martín, C. Voz, J. Puigdollers, and R. Alcubilla

Universitat Politècnica de Catalunya, Grupo de Micro y Nanotecnologías MNT, c/ Jordi Girona 1-3, Barcelona, 08034 Spain, e-mail: orpella@eel.upc.edu

Abstract— This paper studies the passivation of industrially textured deep silicon emitters using amorphous silicon carbonitride layers in stack configuration, deposited by plasma enhanced chemical vapour deposition. With this technique, emitter saturation current density can be decreased to values around 250 fA·cm$^{-2}$. As a consequence, open circuit voltages can be increased 25 mV achieving values around 640 mV.

I. INTRODUCTION

During the last decade, we have been investigating the surface passivation achieved by different hydrogenated amorphous silicon carbide alloys, deposited by plasma enhanced chemical vapour deposition (PECVD) [1],[2]. This technique is suitable for industrial applications due to its low process temperature (< 400 ºC) and fast deposition rate (50 A/s). One of our last results was the possibility of passivating p-type and n-type float zone (FZ) planar c-Si substrates, using hydrogenated and n-type phosphorus-doped amorphous silicon carbonitride films (a-SiC$_x$N$_y$:H(n)). We found that by using a stack of two layers with different composition, excellent surface passivation and antireflective (AR) properties can be achieved at the same time. The first layer (labelled PAS) is a thin silicon rich passivation film, and the second one (labelled ARC) is a hydrogenated nitrogen rich layer acting as antireflective coating [3]. We measured for these bilayers values of effective surface recombination velocities at the interface between the deposited layer and silicon substrate ($S_{\text{eff}}$), lower than 12 cm·s$^{-1}$ for p-type substrates, and 7 cm·s$^{-1}$ for n-type substrates, at 1 sun illumination. The corresponding effective refractive index [4] of the bilayer is 2.57. It can be concluded that this approach offers a good solution for the trade-off between AR and surface passivation properties. Finally, we explored the stability of these films under high-temperature processes similar to the typical ones needed for the creation of screen-printed contacts. We used a conventional belt furnace with a maximum temperature of 720 ºC for 35 s. The stacks lost some passivation properties whereas $S_{\text{eff}}$ remained below 200 cm·s$^{-1}$.

In this work we analyze the use of these stacks for the passivation of industrially textured Czochralski (CZ) p-type silicon substrates and phosphorus diffused (n$^+$) emitters with emitter sheet resistances ($R_{\text{sq}}$) compatible with screen printed metallization.

II. FABRICATION

We used <100> oriented CZ, p-type, textured silicon wafers with resistivity of 1 Ω·cm and 238 μm thick. The wafers were cleaned in a RCA standard cleaning that was composed of: i) pre-etching with buffered HF; ii) immersion in RCA1 cleaning (5:1:vol NH$_4$OH (29%) + H$_2$O$_2$ (30%) + DI H$_2$O) 10 min after reaching the boiling point (70-80 ºC); iii) dipping in 2% HF solution for 10 seconds, till obtaining a hydrophobic surface through removing the impurity-containing oxidized film; iv) immersion in RCA2 cleaning (6:1:vol HCl (37%) + H$_2$O$_2$ (30%) + DI H$_2$O) 10 min after reaching the boiling point (75-80 ºC). Immediately afterwards, the samples were dipped into a HF solution (2%) in order to remove any grown oxide, and introduced into a PECVD reactor (13,56 MHz RF commercial Plasmalab DP-80 system from Oxford Instruments in a direct configuration). Then, a-SiC$_x$N$_y$:H(n) stack formed by PAS+ARC films were deposited on both sides of the wafers. Substrate temperature (400 ºC), process pressure (300 mTorr) and RF power (0.043 W·cm$^{-2}$) were kept as constant technological parameters. Table1 shows the gas flow ratios and thickness for the two different layers.

The effective minority carrier lifetime ($\tau_{\text{eff}}$) obtained for this structure is assumed to be a minimum limit for the bulk lifetime. The same stack was used to passivate samples with double side n$^+$ diffused emitters with $R_{\text{sq}} = 30$ Ω/sq PAS layer thickness was optimized in order to find the most favourable passivation.

<table>
<thead>
<tr>
<th>TABLE I</th>
<th>(a\text{-SiC}_x\text{N}_y: \text{H}(n)) STACK DEPOSITION PARAMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Layer</td>
<td>SiH$_4$ (5% PH$_3$) flow (sccm)</td>
</tr>
<tr>
<td>PAS</td>
<td>30</td>
</tr>
<tr>
<td>ARC</td>
<td>3</td>
</tr>
</tbody>
</table>

978-1-4244-2839-7/09/$25.00 (C)2009 IEEE
III. RESULTS

The quality of the passivation was determined by measuring the \( \tau_{\text{eff}} \) dependence on the injection level (\( \Delta n \)), with the quasi-steady-state photo conductance (QSS-PC) technique [5]. From these measurements, the \( S_{\text{eff}} \) was extracted assuming identical surfaces and considering Auger and radiative recombination processes within the silicon bulk [6]. The effective lifetime measurement and the corresponding \( S_{\text{eff}} \) for textured 1 \( \Omega \cdot \text{cm} \) p-type CZ substrates is shown in Fig. 1. The obtained \( S_{\text{eff}} \) values are an upper limit to the real ones because no Shockley-Read-Hall bulk recombination is taken into account. \( S_{\text{eff}} \) values as low as 220 cm·s\(^{-1}\) were achieved at 1 sun illumination. These values are however one order of magnitude higher than those obtained in our previous studies for FZ flat materials.

In order to analyze the effect of the PAS layer thickness on the passivation properties, we passivated the phosphorus diffused 30 \( \Omega \cdot \text{sq} \) emitter varying the thickness of the PAS layer, and the \( \tau_{\text{eff}} (\Delta n) \) was measured again by the QSS-PC technique. Fig. 2 compares the effective lifetime for the emitter not passivated and passivated using stack layers with two different thicknesses. In addition the effective lifetime for non-passivated samples with and without phosphorus glass created during emitter diffusion are also showed.

Fig. 3 shows the extracted measured lifetime values and implicit open circuit voltages at 1 sun illumination. The passivating properties saturates around the last value of 25 nm where the implicit open circuit voltage is around 639 mV. This value represents an increase of 25 mV with respect to the emitter without the PAS layer and without phosphorus glass.

We extracted then, the emitter saturation current density (\( J_{\text{oe}} \)) for each sample using a model including all the recombination mechanisms in order to get an accurate estimation of this parameter [7]. Fig. 4 shows an example of lifetime measurement and a simulation (fitting) corresponding to a PAS thickness of 25 nm. Good agreement between measured and theoretical curves over the whole injection level range can be observed. For this deep emitter, suitable for metal contact by screen printing process (30 \( \Omega \cdot \text{sq} \)), we achieved a \( J_{\text{oe}} \) value around 250 fA·cm\(^{-2}\) after passivation.

Fig. 5 shows this result together with results reported in a previous work where the emitter was diffused by annealing phosphorus doped amorphous silicon carbide layers (a-SiC:H(n)) also deposited by PECVD but on high quality 0.8 \( \Omega \cdot \text{cm} \) p-type FZ silicon substrates [8]. It can be observed that the \( J_{\text{oe}} \) value has been reduced (labelled this work) in spite of using textured 1 \( \Omega \cdot \text{cm} \) p-type CZ silicon substrates. This fact indicates the good quality passivation achieved by the a-

---

**Fig. 1.** Effective lifetime curve passivated by a-SiC\(_{x}\)N\(_{y}\)H(n) stack. The arrows indicate 1 sun illumination. The inset shows the corresponding \( S_{\text{eff}} \) values.

**Fig. 2.** Effective lifetime curves for two different PAS layer thickness. The effective lifetime curves without passivation, with and without phosphorus glass, are also plotted for comparison. The arrows indicate 1 sun illumination.

**Fig. 3.** Effective lifetime and implicit open circuit voltage at 1 sun illumination for three values of PAS layer thickness. The results without passivation, with and without phosphorus glass, are also plotted for comparison.

---

978-1-4244-2839-7/09/$25.00 (C)2009 IEEE
SiC$_x$:H(n) stack used in this work. Finally, from the $J_{sc}$ value, a $S_{eff} = 2 \times 10^4$ cm/s can be extracted through PC1D program [9] simulation, that is more than two orders of magnitude lower than for the metal-contacted not passivated conventional diffused emitters.

IV. CONCLUSIONS

We conclude that a-SiC$_x$:H(n) stack can be used in industrial solar cell fabrication. Three different objectives can be accomplished simultaneously: i) Passivation of 1 $\Omega$-cm p-type CZ silicon back surface solar cell with values of $S_{eff} = 220$ cm$^2$/s at 1 sun illumination, ii) Realization of an AR coating at the front solar cell, and iii) Passivation of 30 $\Omega$/sq diffused emitters obtaining $J_{sc} = 250$ fA cm$^{-2}$.

ACKNOWLEDGMENT

We acknowledge ISOFOTON S.A. for providing the silicon textured substrates. This work has been supported by the CICYT of Spanish Government under programmes TIC 2008-02520 and PS-120000-2006-6.

REFERENCES


