<table>
<thead>
<tr>
<th><strong>Acronym</strong></th>
<th>TRAMS</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Project name</strong></td>
<td>Terascale Reliable Adaptive Memory Systems</td>
</tr>
<tr>
<td><strong>Grant agreement number</strong></td>
<td>248789</td>
</tr>
<tr>
<td><strong>Call</strong></td>
<td>FP7-ICT-2009-4</td>
</tr>
<tr>
<td><strong>Coordinator</strong></td>
<td>Universitat Politècnica de Catalunya (UPC)</td>
</tr>
<tr>
<td><strong>Partners</strong></td>
<td>University of Glasgow (UOG), Imec, Intel Corporation Iberia</td>
</tr>
<tr>
<td><strong>Start date of the project</strong></td>
<td>01.01.2010</td>
</tr>
<tr>
<td><strong>Duration</strong></td>
<td>36 months, until 31.12.2012</td>
</tr>
<tr>
<td><strong>Project web site</strong></td>
<td>trams-project.eu</td>
</tr>
<tr>
<td><strong>Target dissemination level</strong></td>
<td>Public</td>
</tr>
<tr>
<td><strong>Authors:</strong></td>
<td>Antonio Rubio, Joan Figueras, Iana Vatajlu, Ramon Canal</td>
</tr>
</tbody>
</table>

© 2012 TRAMS Project Consortium, All Rights Reserved.
For the TRAMS Project Consortium, see the www.trams-project.eu web-site.
# Table of Contents

1. Introduction ........................................................................................................................................ 1
2. Variability scenarios .......................................................................................................................... 2
   2.1. Objectives and introduction ......................................................................................................... 2
   2.2. Variability scenarios .................................................................................................................... 2
3. References .......................................................................................................................................... 5
1. Introduction

The aim of WP3 is to deliver key mechanisms to mitigate and reduce variability and increase reliability at layout, circuits and system level, as well as to determine and propose innovative compensating and fault tolerant techniques considering the PVT variability and corresponding yield impact. The key effects of that environmental fluctuations and process variations are exposed in this deliverable. These objectives will be developed during the second and third year of the project, milestones 4 to 8. Figure 1 shows the global framework of technologies and cell type objective of Work Package 3 (WP3). At device level we differentiate between devices modelled by TRAMS whose characteristics as well as variability and reliability performances are a goal of the project (Bulk CMOS is scheduled for M12 (Milestone MS2), Finfets for M18 (Milestone MS3), CNT for M18, the rest for M30 (Milestones MS5,6)) and medium/long term technology devices with promising characteristics for memory systems that although they are not objective of device modelling in TRAMS they will be considered at a exploratory level at circuit and system level (Task 2.3, M36). In this last set of technologies we will include Metal-Insulator-Metal devices (MIMs) [1], RRAM [2], electromechanical CNT arrays (MCNT) [3], Nanobridge devices [4], Metal-Insulator-Semiconductor (MIS) [5], Phase change memories (PCM) [6], Ferromagnetic RAMs [7], MRAM [8] and other devices. The objective of T2.3 will be the analysis of new memory cells such as 1T-SRAM and CB. This year and in relation with deliverable D3.6, Task 3.1 has been dedicated to evaluate the impact of the PVT variations in a set of SRAM and DRAM cells (red boxes in Figure 1), using device models previously available (PMT for Silicon and Stanford for CNTFET) and including the new and original results from WP1 with the device modelling and variability evaluation from 18 and 13 bulk CMOS technologies.

Figure 1. Framework of technologies and memory cells considered in WP3. Red boxes show the technologies and cell considered in this deliverable.
2. Variability scenarios

2.1. Objectives and introduction

The aim of this document is the analysis of the environmental (power supply voltage and temperature) fluctuations, the process variability for different technology nodes including sub-22nm as well as BTI degradation and SEU impact on memory circuits. We will evaluate basic 6T, 1T1C and 3T1D bit cells, and 32KB and 4MB cache memory circuits for 6T and 3T1D and we consider the following Si-bulk CMOS technologies 45, 32, 22, 18, 16, 13 and CNT (equivalent to 16nm node). Device models for 45, 32, 22 and 16 nm are the ones known as Predictive Technology Models (University of Arizona [9]), the models for 18 and 13 nm are results of WP1, and the CNT analysis uses a modification of the models of Stanford (see section 8) with preliminary results about variability from TRAMS WP1..

Section 4 is dedicated to SRAM memories characterized by the 6T memory cell. Section 4.1 analyses the impact of VT and node variations on speed parameters and energy consumption, and in section 4.2 the robustness of the cell in front of process parameter variations is presented.

Section 5 analyses DRAM memories, characterized by 1T1C in section 5.1 and 3T1D in the rest. Section 5.2 analyses the impact of VT and node variations on speed parameters. In section 5.3 the robustness of the 3T1D cell in front of process variation is investigated and in section 5.4 the analysis of the impact of BTI degradation of 3T1D on memory performances and yield is presented. The impact of the process variation on the cache memory performances (both 6T and 3T1D) are analysed in Section 6. In section 7 the impact of SEU on the memories reliability is investigated, and in Section 8 the performances of CNT in comparison with the rest of Si-bulk technologies are presented (for the 6T cell).

2.2. Variability scenarios

The margin of temperature variation considered in this document is, in general, the range 25 °C to 110 °C. The margin of \( V_{DD} \) variations due to RI and RdI/dt has been considered as a +/-10% of the nominal power supply used in each technology. For process variation we have considered the following different models:

**Process variation model used for PTM technologies**

For the four Si-bulk CMOS technologies, 45, 32, 22 and 16 nm, covered by PTM we have considered the process variations of the threshold voltage of the devices (\( V_{th} \)) and the device geometry (L and W).

For the Vth we have assumed a Gaussian distribution and independent components for random variation (due to random dopants distribution, RDD and line edge roughness, LER) and correlated Gaussian for systematic variations. Geometry variations have been modelled as systematic Gaussian distributions. In all the analysis at system level (cache) both systematic and random variations have been considered and in the case of analysis at cell level, only Vth random variations are contemplated. For each technology we have considered different variation scenarios, standard for 45nm, moderated and high for 32nm and moderated, high and very high for 22 and 16nm. Table 1 shows the standard deviations or second moment of the respective
distributions. The levels of variability assumed in the high and very high variability scenarios are consequent with that observed and deduced for 18 and 13 nm technologies, result of Work Package 1.

<table>
<thead>
<tr>
<th>Technology</th>
<th>Scenario</th>
<th>total systematic 100 x 1 σ/nominal</th>
<th>random(*)(**) 100 x 1 σ/nominal</th>
<th>Geometry 100 x 1 σ/nominal</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Vth</td>
<td>Vth</td>
<td>L,W</td>
</tr>
<tr>
<td>45 nm</td>
<td>standard</td>
<td>2%</td>
<td>4%</td>
<td>2%</td>
</tr>
<tr>
<td>32 nm</td>
<td>moderated</td>
<td>3%</td>
<td>6%</td>
<td>2%</td>
</tr>
<tr>
<td></td>
<td>high</td>
<td>4%</td>
<td>15%</td>
<td>2%</td>
</tr>
<tr>
<td>22 nm</td>
<td>moderated</td>
<td>4%</td>
<td>8%</td>
<td>2.5%</td>
</tr>
<tr>
<td></td>
<td>high</td>
<td>4%</td>
<td>15%</td>
<td>2.5%</td>
</tr>
<tr>
<td></td>
<td>very high</td>
<td>5%</td>
<td>30%</td>
<td>2.5%</td>
</tr>
<tr>
<td>16 nm</td>
<td>moderated</td>
<td>5%</td>
<td>10%</td>
<td>3%</td>
</tr>
<tr>
<td></td>
<td>high</td>
<td>5%</td>
<td>20%</td>
<td>3%</td>
</tr>
<tr>
<td></td>
<td>very high</td>
<td>6%</td>
<td>40%</td>
<td>3%</td>
</tr>
</tbody>
</table>

(*) (random dopants distribution, RDD, and line edge roughness, LER), non correlate (***) for minimum size, for general case correct with /sqrt(WL)

Table 1. Process variation model for the analysis with PTM technologies

**Process variation model used for WP1 technologies**

Devices models for 18 and 13 nm technologies provided by WP1 present a very high variability on \( V_{th} \), caused by RDD and LER mechanisms. The standard deviations have been obtained from WP1 analysis and are given in Table 2.

**Process variation model used for CNT technology**

The process variation model for CNTFET technology is part of the work done in WP1 (Task 1.1), an introduction to the variation model used is presented in Section 8.

<table>
<thead>
<tr>
<th>device</th>
<th>( \sigma V_{th} )</th>
<th>100x( \sigma )/nominal</th>
</tr>
</thead>
<tbody>
<tr>
<td>18nm NMOS</td>
<td>66.7mV</td>
<td>33%</td>
</tr>
<tr>
<td>18nm PMOS</td>
<td>116mV</td>
<td>58%</td>
</tr>
<tr>
<td>13nm NMOS</td>
<td>78.8mV</td>
<td>39%</td>
</tr>
<tr>
<td>13nm PMOS</td>
<td>116mV</td>
<td>58%</td>
</tr>
</tbody>
</table>
(*) (random dopants distribution, RDD, and line edge roughness, LER), non correlate (***) for minimum size, for general case correct with $/sqrt(WL)$

Table 2. Vth process variation model for analysis with 18 and 13 nm CMOS devices (VDD=0.9 volts).
3. References


